

Tec'nnied' Teneri CMU/SEI-87-1'R-32 ESD-TR-87-195



Control of the State Sentry

Collaboration of the State Sentre Se

VAXELN Experimentation: Programming a Real-Time Periodic Task Dispatcher Using VAXELN Ada 1.1

Mark W. Borger

November 1967

F-1962885C0003

AD-A200 612
◆ ◆

SELECTE DELECTE DELECT



















Technical Report
CMU/SEI-87-TR-32
ESD-TR-87-195
November 1987

VAXELN Experimentation: Programming a Real-Time Periodic Task Dispatcher Using VAXELN Ada 1 1



Mark Borger

Ada Embedded Systems Testbed Project

Approved for public release.

Distribution unlimited.

Software Engineering Institute
Carnegie Mellon University
Pittsburgh, Pennsylvania 15213

This technical report was prepared for the

SEI Joint Program Office ESD/XRS Hanscom AFB, MA 01731

The ideas and findings in this report should not be construed as an official DoD position. It is published in the interest of scientific and technical information exchange.

Review and Approval

This report has been reviewed and is approved for publication.

FOR THE COMMANDER

Karl Shingler

SEI Joint Program Office

This work is sponsored by the U.S. Department of Defense.

Copyright @ 1987 by the Software Engineering Institute.

This document is available through the Defense Technical Information Center. DTIC provides access to and transfer of scientific and technical information for DoD personnel, DoD contractors and potential contractors, and other U.S. Government agency personnel and their contractors. To obtain a copy, please contact DTIC directly: Defense Technical Information Center, Attn: FDRA, Cameron Station, Alexandria, VA 22304-6145.

Copies of this document are also available through the National Technical Information Services. For information on ordering, please contact NTIS directly: National Technical Information Services, U.S. Department of Commerce. Springfield, VA 22161.

Ada is a registered trademark of the U.S. Government, Ada Joint Program Office. SD-Ada and VMX are registered trademarks of Systems Designers plc. MicroVAX, MicroVMS, VAX, VAXELN, and VMS are trademarks of Digital Equipment Corporation. VME is a trademark of Motorola Microsystems (trademark pending)

Table of Contents

Executive Summary	1
1. Background	1
2. Scope	2
1. Real-Time Periodic Task Dispatcher	3
1.1. Motivation and Rationale	3
1.2. Top-Level Design	4
1.2.1. INS Data Types	4
1.2.2. Real-Time Clock Manager	4 5
1.2.3. Activation Queue Manager 1.2.4. Task Manager	5
1.2.5. Data and Control Flow	6
2. Real-Time Task Dispatcher Prototyping	9
2.1. Schedulability Analysis	9
2.2. Periodic Task Dispatching Alternatives	10
2.2.1. General Purpose Queue Management	11
2.2.2. Static Queue Management	11
3. Results	13
3.1. Dispatching Techniques	13
3.2. Synchronization Mechanisms	16
3.3. Technical Observations	17
References	19
Appendix A. INS Executive: Ada Source Code for SQM/Rendezvous Dispatcher	21
A.a. KWV_Register_Definitions Package Specification	21
A.b. KWV_Register_Definitions Package Body	22
A.c. Real-Time Clock Manager Package Specification	23
A.d. Real-Time Clock Manager Package Body	25
A.e. INS Data Types Package Specification	35
A.f. Clock Interrupt Service Routine	36
A.g. Runtime BIT Package Specification	36
A.h. Runtime BIT Package Body	37
A.i. Motion Simulator Package Specification	38
A.j. Motion Simulator Package Body	38
A.k. Comms Handler Package Specification	39
A.I. Comms Handler Package Body	39
A.m. Screen Area Handler Package Specification	40
A.n. Screen Area Handler Package Specification	40
A.o. Activation Queue Manager Package Specification	40
A.p. Activation Queue Manager Package Body	41

A.q. Task Manager Package Specification	43
A.r. Task Manager Package Body	44
A.s. Main Program	50

ii

List of Figures

Figure 1-1:	INS Executive Subsystem - Package Dependencies	4
Figure 1-2:	INS Executive Subsystem - Data and Control Flow Diagram	7
Figure 3-1:	General/Rendezvous and Static/Rendezvous Scaled CPU Utilization	15
Figure 3-2:	General/Semaphore and Static/Semaphore Scaled CPU Utilization	15
Figure 3-3:	Rendezvous Versus Semaphore Comparison	16



Acces	sion For	
NTIS	GRA&I	1
DTIC	TAB	
Unant	roun eed	
Justi	fleation_	
-	ibution/	
	Avail and	
Dist	Special	•
ارم	23	
K '	1ダノ	

List of Tables

Table 2-1:	VAXELN Real-Time Measurements	9
Table 2-2:	INS Periodic Task Set - Execution Time and CPU Utilization Estimates	10
Table 3-1:	General/Rendezvous and Static/Rendezvous Estimated CPU Utilization	
Table 3-2:	General/Semaphore and Static/Semaphore Estimated CPU Utilization	14
Table 3-3:	Estimated CPU Utilizations and Schedulability Thresholds	16

VAXELN Experimentation: Programming a Real-Time Periodic Task Dispatcher Using VAXELN Ada 1.1

Abstract. The purpose of this paper is to provide the reader with some technical information and observations, Ada source code, and measurement results based on experimentation with respect to developing a real-time periodic task dispatcher in Ada. The results presented here are specific to a µVAX-II/VAXELN 2.3 target system, the VAXELN 1.1 Ada compiler, and a KWV11-C programmable real-time clock. Specifically, these results provide answers to the question: How can one achieve the effect of scheduling a set of periodic. Ada tasks when the runtime frequency of some of the individual tasks is less than the clock cycle frequency supported by an Ada runtime implementation?

Executive Summary

1. Background

The Ada Embedded Systems Testbed Project's investigative approach promotes three typical stages to developing real-time systems: benchmarking; experimentation and prototyping; and designing, coding, and testing an application. To study the performance characteristics of Ada cross-compilers, we are running several existing benchmark test suites to explore the time, space, and capacity constraints associated with individual Ada features. To minimize programming risks such as those inherent in developing low-level device interfaces, we are performing evaluation experiments (i.e., prototyping) to explore programming alternatives available to an application developer, implementation strategies employed by a compiler vendor, and real-time ramifications with respect to using Ada in these high risk areas. We are also designing and implementing an application that is characteristic of real-time embedded systems. This application system provides a context for using the experiment and benchmark results and will be the primary vehicle for investigating the portability of Ada code across several target processors.

The intent of this experimentation was to investigate various programming alternatives available to an application developer for writing a real-time periodic task dispatcher in Ada. The approach was to design and prototype alternative versions of a task dispatcher for the Inertial Navigation System (INS) [INS Specification 87, INSP TLDD 87] simulator being developed by the project to support a detailed schedulability analysis of the INS periodic task set.

(VF

In this context, a periodically scheduled task set implies that each task in the set is executed at its own fixed frequency. A periodic task dispatcher is a software component that schedules the individual tasks at their implied runtime frequency.

2. Scope

For this particular target configuration and cross-compiler (VAXELN 2.3/VAXELN Ada 1.1), a total of four different (prototype) periodic task dispatchers were developed. Two different periodic task dispatching approaches were used; for each of these, two different synchronization techniques were used, namely, the Ada rendezvous and the VAXELN semaphore. This paper first discusses the rationale for needing a real-time periodic task dispatcher and then presents the high-level design from which the prototypes were developed. Next, the task dispatcher prototypes are described in some detail, as is the experimentation approach used to test their feasibility. Finally, the empirical results are presented and analyzed, and relevant technical observations are provided.

1. Real-Time Periodic Task Dispatcher

The Ada tasking mechanism provides the real-time application programmer with a facility to do multi-tasking. The decision to use Ada multi-tasking depends mainly on the scheduling requirements of the application. Real-time applications can be classified into three categories by their inherent scheduling requirements [MacLaren 80]: (1) purely periodic scheduling with no aperiodic events, (2) primarily cyclic with some aperiodic events and possible variations in computing loads, and (3) event-driven (totally aperiodic) and no periodic scheduling. Common practice has been to employ a cyclic executive for all three levels, but it has been shown that the benefits of Ada multi-tasking (e.g., supports aperiodic events, monitors intertask dependencies, controls task interaction, and supports cyclic processing at arbitrary frequencies) can be realized with applications having scheduling requirements falling the latter two categories [MacLaren 80]. With Ada multi-tasking, the runtime is responsible for scheduling tasks, whereas with a cyclic executive the application programmer controls the scheduling.

The Inertial Navigation System simulator must not only schedule² periodic tasks for execution, but also must handle the scheduling of aperiodic tasks.³ Its scheduling requirements therefore fall into the second category above. As such, we decided to use Ada tasking wherever possible to meet the application's scheduling requirements. This chapter first motivates the need for a real-time periodic task dispatcher executing on top of the Ada runtime system. It then presents a high-level description of the design of the INS executive subsystem that supports the scheduling of the INS task set via the real-time task dispatcher.

1.1. Motivation and Rationale

One of the most important concerns for developing a real-time application is satisfying timing requirements. The INS simulator has certain real-time requirements that it must meet:

- 1. scheduling periodic tasks at frequencies of 400, 25, 16, and 1 Hz;
- providing a task time-out service that must notify waiting tasks after expiry of 10.24 ms; and
- 3. supporting a time stamp mechanism at a granularity of 2.56 ms.

The delay statement in Ada was designed to aid in satisfying timing deadlines. However, validated Ada compilers to date have implemented the semantics of this statement by only ensuring that the task that executes it will be suspended from further execution for at least the duration specified, rather than supporting a guaranteed upper bound on the duration of time a task's execution will be suspended. To further aggravate this problem, the validated Ada compilers investigated to date have at best supported a 10 ms clock cycle (SYSTEM.TICK). These issues in combination with the INS simulator's requirement for a fine-grained (2.56 ms) notion of time serve as the rationale for using a programmable real-time clock and a real-time task dispatcher on top of the Ada runtime system for supporting periodic task scheduling.

²We use the term "schedule" loosely in this report to mean that an Ada task has been marked ready to be scheduled by the Ada runtime task scheduler.

³For example, the INS communication subsystem irregularly requests time-outs through an aperiodic task

1.2. Top-Level Design

This section provides an overview of the INS simulator's executive subsystem design, which serves as a prototype of the INS simulator's real-time task dispatcher. This subsystem consists of three major components, namely a Real-Time Clock Manager, an Activation Queue Manager, and a Task Manager, each of which is represented by one Ada package as shown in Figure 1-1.




Figure 1-1: INS Executive Subsystem - Package Dependencies

The rounded, unshaded rectangles in the figure represent Ada package specifications, whereas the shaded one represents package bodies; the arrows indicate the dependency relationships (an arrow from A to B implies that A depends on B). The three packages at the bottom of the diagram are a subset of the packages that the executive imports from other INS subsystems to gain visibility of the periodic tasks that are part of the task set. The remaining packages constitute the executive subsystem whose responsibilities include scheduling the periodic task set and servicing time-out requests and cancellations. The following sections briefly describe each of these packages.

1.2.1. INS Data Types

The INS Data Types package (see Appendix A.e) of the INS executive subsystem provides the common data types used by the other packages. Specifically, it defines a data type for representing the executive's notion of time (i.e., the number of ticks since program invocation).

1.2.2. Real-Time Clock Manager

The Real-Time Clock Manager component of the INS executive subsystem provides a set of Ada interfaces to a KWV11-C programmable real-time clock [LSI-11 User's 86]. This component consists of one Ada package (see Appendix A.a — A.d') that provides the necessary data types, procedures, functions, and exceptions for interfacing to multiple KWV11-C real-time clocks via Ada application code [Clock TR 87]. These routines support all four modes of the clock's operation (Single Interval Interrupt, Repeated Interval Interrupts, External Event Timing Zero Base, and External Event Timing Cumulative) in addition to its five different internal clock rates (1 MHz, 100

KHz, 10 KHz, 1 KHz, 100 Hz). In addition to providing a mechanism for establishing a link between clock interrupts and an Interrupt Service Routine (ISR), the Real-Time Clock Manager supports typical programmable clock operations such as setting the clock's operation mode (e.g., repeated interrupts), setting the clock frequency, enabling and disabling clock interrupts, and programming the clock interrupt period.

1.2.3. Activation Queue Manager

The Activation Queue Manager component of the INS executive subsystem implements a single time and priority ordered task activation queue. This component is represented in the design as one package named Activation_Queue_Manager. The package specification (see Appendix A.o, A.p.) exports the necessary data types, procedures, and exceptions for accessing the elements of the time-priority ordered task activation queue. Specifically, the package specification defines a data type that represents a task activation record (AR) so that the users of this package can build such data objects. An AR contains the task's name, activation period, activation time, execution priority, and its activation mode (e.g., periodic, aperiodic). The Activation Queue Manager supports typical queue operations such as inserting, fetching, deleting, and re-inserting for activation records via the exported procedural interfaces.

The implementation details of the task activation queue are hidden in the package body. The prototyping described in Chapter 2 presents the details of two different implementations of the activation queue and its corresponding operations.

1.2.4. Task Manager

The Task Manager component of the INS executive subsystem provides a centralized task name service for the entire INS simulator program in addition to supporting the operations of enabling, disabling, and querying the schedulability status (e.g., enabled for activation) of periodic INS tasks. It is represented in the design as one package named <code>Task_Manager</code> (see Appendix A.q, A.r). The Task Manager also provides a mechanism for registering and canceling time-out requests from the communications subsystem. The package specification exports an enumeration type that contains an enumeration literal for each task in the INS task set. The package exports subprograms to support the aforementioned operations on any of these tasks. Furthermore, the package specification exports a procedure for initializing the INS task activation queue and one for initializing the real-time clock and activating the <code>Dispatcher</code> task. Initializing the activation queue involves inserting activation records for each of the pre-defined periodic tasks within the INS. The process of programming the real-time clock involves setting up the mode, rate, and Interrupt Service Routine. Finally, the Task Manager implements a real-time periodic task dispatcher on top of the task services provided by the Ada runtime using interrupts generated from a real-time programmable clock.

To implement this task dispatcher, specific knowledge of the mapping between the task ID enumeration literals and the actual Ada task names within the INS simulator program is located in the package body. The *Dispatcher* task is a high priority Ada task within the INS simulator program. Its body has a loop that attempts to dispatch a new task at every clock interrupt. Inside the loop it first waits for the signal from the clock ISR indicating that an interrupt just occurred. It then updates its notion of time, namely the current tick number, and then requests, from the *Activation_Queue_Manager*, an AR of a task that should be scheduled at the current time.

Finally, then, based on the activation mode of the task represented by the returned AR, it takes appropriate action.

1.2.5. Data and Control Flow

A brief description of the data and control flow of the INS executive subsystem follows. This discussion is relative to the data and control diagram appearing in Figure 1-2 and assumes a VAXELN target system.

Step

Description

- Initialize the activation queue. Initializing the activation queue involves creating new activation records for each of the pre-defined periodic tasks within the INS and inserting those ARs into the activation queue. Depending on the activation queue management approach, either an index for the just-inserted AR is returned or the next tick number at which time a task needs to be scheduled is returned.
- Program the real-time clock's settings. The process of programming the real-time clock involves setting up the mode, rate, and Interrupt Service Routine. The association between the hardware interrupt and the Ada ISR must be established through a VAXELN service (CREATE_DEVICE); this kernel routine returns a device object tag back to the caller; as can be seen in the data/control diagram, this information is passed back to the Activate Dispatcher subprogram.
- Activate the task dispatcher and instruct the real-time clock to begin generating interrupts. Prior to starting the real-time clock, the *Dispatcher* task is activated via an Ada rendezvous from the *Activate Dispatcher* subprogram. The data passed to the *Dispatcher* is precisely the device object returned from the CREATE_DEVICE kernel service. The *Dispatcher* uses this data to properly synchronize with the clock interrupts. Upon activation of the *Dispatcher*, the real-time clock is started.
- n A real-time clock interrupt occurs. The VAXELN kernel transfers control to the ISR associated with the clock interrupt.
- n+1 The ISR signals the *Dispatcher* using the VAXELN *Signal/Wait* mechanism.
- n+2 The *Dispatcher* fetches the next AR from the activation gueue.
- n+3 The *Dispatcher*, if necessary, activates the appropriate task for execution.

In Figure 1-2, rounded rectangles represent packages, rectangles correspond to individual sub-programs in the body of the *Task Manager*, and parallelograms are Ada tasks. Note: The *Dispatcher* task is in the body of the *Task_Manager* package.

A sample main program that initiates the executive subsystem is shown below.

```
with Task_Manager;
procedure INS is
begin
   Task_Manager.Initialize_Activation_Queue;
   Task_Manager.Activate_Dispatcher;
end INS;
```

After this initiation sequence, the *Dispatcher* runs autonomously, being driven by the real-time clock interrupts (step n) and continually performing steps n+1, n+2, and n+3.




Figure 1-2: INS Executive Subsystem - Data and Control Flow Diagram

2. Real-Time Task Dispatcher Prototyping

To lessen the risks of implementing the INS simulator using Ada tasks, alternative prototype versions of the real-time periodic task dispatcher were developed to assess the schedulability of the INS periodic task set based on estimates of task execution times. This chapter presents the results of this system modeling and analysis.

2.1. Schedulability Analysis

To assess the schedulability of the INS periodic task set, the following four-step approach was taken.

Step 1 - Make real-time measurements

Prior to embarking on the modeling of the INS simulator tasking structure, it was essential to understand the internal operation of the underlying VAXELN [VAXELN Release 86, VAXELN User's 85] runtime executive. Key real-time measurements shown in Table 2-1 were either empirically obtained or taken from the VAXELN performance documentation.

Event	Time
Interrupt latency (VAXELN manual)	33 µsec
Context switch (VAXELN manual)	150 µsec
VAXELN signal/wait (empirical result, no process contention)	285 µsec
Ada rendezvous (empirical result)	1780 µsec
Attitude and Heading calculations (empirical result)	450 µsec

Table 2-1: VAXELN Real-Time Measurements

Step 2 - Estimate CPU utilization for task set

As a second step in the schedulability analysis, runtime estimates for each INS periodic task were made; execution time and CPU utilization estimates for the INS task set appear in Table 2-2. The execution time of the *Attitude Updater* was empirically measured to be 0.45 ms, whereas the runtime for the remaining periodic tasks was estimated. The overhead associated with each periodic task represents the context-switching time for entering and leaving the task (2 context switches = 0.30 ms); for the *Attitude Updater* the overhead represents the sum of interrupt latency and a context switch to the *Dispatcher* (0.03 + 0.15 = 0.18 ms). The synchronization times associated with each periodic task is 1.48 ms, which is the measured Ada rendezvous times less 0.30 ms for context switches; the 0.29 ms of synchronization time for the *Attitude Updater* corresponds to the VAXELN *Signal/Wait* time (see Table 2-1). If the analysis is correct, the implication is that only 15% of CPU time is available for the task dispatcher and background processing.

					Execution	Overhead	Synch	Total
Task ID	Frequency	Execution	Overhead	Synch	Utilization	Utilization	Utilization	Utilization
	(Hz)	(ms)	(ms)	(ms)	(%)	(%)	(%)	(%)
Attitude Updater	400	0.45	0.18	0.29	18.00	7.32	11,40	36.72
Velocity Updater	25	4	0.30	1,48	10.00	0.75	3.70	14.45
Attitude Sender	16	10	0.30	1.48	16.00	0.48	2.37	18.85
Nevigeton Sender		20	0.30	1.48	2.00	0.03	0.15	2,18
Status Display	1	100	0.30	1,48	10.00	0.03	0.15	10.18
Runtime BIT	1	5	0.30	1,48	0.50	0.03	0.15	0.68
Position Undater	0.8	25	0.30	1,48	2.00	0.02	0.12	2.14
Subtotals		164.45	1.98	9.17	58.50	8.66	18.03	85.19

Table 2-2: INS Periodic Task Set - Execution Time and CPU Utilization Estimates

Step 3 - Build INS tasking model

The next step of the analysis was the development of a skeletal INS tasking model. The control logic of each periodic task was virtually the same: an autonomous loop containing first a synchronization point at the top followed by code to perform the task's computation. For the sake of modeling, the computational load of each periodic task was represented using a busy wait mechanism whose variability was between 5 and 10 percent. For instance, the *Velocity Updater* task was instrumented with a 4 ms busy wait (see Table 2-2). This busy wait was implemented using an external subprogram call, and its basic unit of time measure was 100 µs; the routine was independently tested to be accurate to within 10%. To achieve the effect of varying the percentage of free CPU time, the duration of all of these busy waits was scalable using a global load factor. For example, a global load factor of 0.75 is equivalent to the duration of each task's busy wait being 75% of its estimated value (0.75 * 4 ms = 3 ms for the *Velocity Updater*); a load factor of 1.25 increases the duration of the waits to 125% of their estimated values.

Step 4 - Monitor missed deadlines

The final step of the analysis was to vary the global load factor and monitor the model behavior with respect to missed deadlines. For each dispatching technique under investigation, the global load factor was continually increased by 0.05 (its fixed point delta) until a task deadline was missed. This critical load factor value, termed the **schedulability threshold**, was empirically determined for each dispatching alternative implemented. These periodic task dispatching prototypes are described in the next section.

2.2. Periodic Task Dispatching Alternatives

Given the high level design abstraction for the Activation Queue Manager, described in Section 1.2.3, two different queue management approaches were implemented, each associated with its own periodic task dispatcher. For each of these two different task dispatching prototypes, two different synchronization techniques were employed, namely the Ada rendezvous and the VAXELN semaphore. This section describes the two dispatching approaches, hereafter referred to as the general-purpose queue management (GPQM) and the static queue management (SQM) approaches.

2.2.1. General Purpose Queue Management

In the general-purpose queue management approach, the ordered activation queue is implemented as an array of indices into a table of existing activation records. Thus, the manipulation (e.g., insertion, deletion) of the ARs in the queue essentially involves the proper maintenance of these indices and the AR table entries. For instance, inserting a new AR into the queue involves creating a new entry in the AR table, locating the proper queue position of this new AR based on its activation time and priority, and finally inserting its AR table index at the proper queue position while at the same time relocating any other queue elements affected by the insertion. Deletion of a specific element is similar in logic to insertion; however, at present, no mechanism is in place for reclaiming space in the AR table when ARs are deleted. Fetching an AR, of course, removes the element from the head of the ordered queue.

In this implementation, the task *Dispatcher* calls the Activation Queue Manager (AQM) every clock tick (2.56 ms), passing it the current time (i.e., tick number). The AQM compares this time to the activation time of the AR at the head of the queue (in this implementation, the first array element); if the values are equal, then the first AR is returned; otherwise, a null AR is returned. When a non-null AR is returned (i.e., taken off the queue), its activation mode value is checked; if it represents a periodic task, a new activation time is computed, and the AR gets updated within the table and is re-inserted into the queue. It is possible that more than one AR meets the activation time criteria specified in the *Get_Activation_Record* call; in such cases the first AR is always returned since it is guaranteed to have the highest execution priority; the other qualifying ARs have their activation times incremented by 1 tick and are re-inserted into the queue; however, the original schedule for the delayed tasks is maintained.

2.2.2. Static Queue Management

In the static queue management approach, the activation queue is implemented as a statically sized array of activation records. The ARs are never moved from their initial position in the array, and one special array element is reserved for the AR of the *Communications Controller* task, which is called when a time-out has expired. In the purist sense, the data structure is not managed as an ordered queue, but rather as an array of elements, of which one is always marked as the next AR to be returned upon a fetch operation. In this scheme, the AQM maintains information regarding the next task to be scheduled and when to schedule it by performing a linear search of the array upon each insert and fetch operation. A benefit to this approach is that the need for special processing to resolve scheduling conflicts is obviated by the linear searching upon each fetch and insert operation, since the search implicitly resolves conflicts.

In this implementation, the task, *Dispatcher* calls the Activation Queue Manager only at the times when tasks are scheduled to be activated. Upon each insert (e.g., time-out request) and fetch (e.g., get next AR) operation, the AQM returns the next activation time. When an AR is returned (i.e., taken off the queue) to the *Dispatcher*, its activation mode value is checked by the AQM; if it represents a periodic task, a new activation time is computed, and the AR gets re-inserted into the queue. To handle scheduling conflicts easily, the *Dispatcher* fetches ARs from the AQM when the current time is either equal to (no conflicts) or past (a conflict has occurred) that time specified by the AQM as the next time to schedule.

12

3. Results

Empirical results produced from the schedulability analysis are presented in this chapter from two different perspectives. First, a comparison of the two queue management approaches and their associated task dispatching prototypes is made by analyzing their effects on total CPU utilization when the synchronization mechanism is held fixed. Second, an analysis of the performance ramifications of the two synchronization techniques, namely the Ada rendezvous and the VAXELN semaphore, is done with respect to total CPU utilization. Finally, relevant technical observations are provided.

3.1. Dispatching Techniques

Tables 3-1 and 3-2 show that the calculations performed by the Attitude Updater require 18% CPU utilization and that the elapsed cycle time for the general-purpose queue management (GPQM) task dispatcher is 0.10 ms (0.32 - 0.22 = 0.10 ms) slower than the looping time of the static queue management (SQM) task dispatcher. These Dispatcher cycle times measure the elapsed time (from when the Dispatcher is signaled by the ISR) of resetting the clock's interrupt flag, updating the Dispatcher's notion of time, and fetching the next AR. However, this cycletime measurement does not include the elapsed time for activating the next periodic task to be scheduled since this time has already been accounted for as the synchronization overhead associated with each periodic task. Note: These cycle times were empirically measured using a programmable real-time clock.

Given the minor difference (0.10 ms) between the GPQM and SQM elapsed dispatching loop times, it is not surprising to find that their effective CPU utilization percentages differ by only 4% (12.8 - 8.8 = 4.0 [Tables 3-1 and 3-2]) regardless of the synchronization mechanism employed to schedule the periodic tasks. By adding in the corresponding context switching overhead (6%), the total CPU utilization percentage for each dispatching technique can be obtained. Since only one context switch, namely the one necessary to switch from the *Dispatcher* to another process context, is recorded as dispatching overhead for either approach, the relative difference of their total CPU utilization remains 4%. For instance, the difference in total CPU utilization percentage between the GPQM and SQM techniques using VAXELN semaphores for synchronization is 4% (97 - 93 = 4% [Table 3-2]). Comparing the *Dispatcher* segments of the two columns labeled "Estimate (100%)" in either Figure 3-1 or Figure 3-2 illustrates this small difference in total CPU utilization percentages attributable to the change in dispatching methods.

The imputation of the synchronization and context switching overhead for the individual periodic tasks depends on the synchronization mechanism in use. In the case of Ada rendezvous, 1.78 ms (2 context switches + synchronization time = 2 * 0.15 + 1.48 = 1.78 ms) of total synchronization overhead is charged to each periodic task; for VAXELN semaphores, only the signaling time of 0.28 ms is associated with the individual tasks since a context switch out the dispatcher has already been counted.

					Execution	Overhead	Synch	Total
Tesk ID	Frequency	Execution	Overheed	Synch	Utilization	Utilization	Utilization	Utilization
	(Hz)	(ms)	(ms)	(ms)	(%)	(%)	(%)	(%)
Attitude Undeter	400	0.45	0.18	0.29	18,00	7.32	11.40	37
Velocity Undeter	25	4	0.30	1.48	10.00	0.75	3.70	14
Attitude Sender	16	10	0.30	1.48	16.00	0.48	2.37	19
Mexication Sender	. 1	20	0.30	1.48	2.00	0.03	0.15	2
Status Display	1	100	0.30	1.48	10.00	0.03	0.15	10
Runtime BIT	1	5	0.30	1.48	0.50	0.03	0.15	1
Position Undeter	0.8	25	0.30	1,48	2.00	0.02	0.12	2
Subtotals		164.45	1,98	9.17	58,50	8.66	18.03	85
Dispatcher Mode								
General/Rendezvous	400	0.32	0.15	0.00	12,80	6.00	0.00	19
Totals			2,13	9.17	71,30	14.66	18.03	104
Static/Rendezvous	400	0.22	0.15	0.00	8.80	6.00	0.00	15
Totals			2.13	9.17	67.30	14.66	18.03	100

Table 3-1: General/Rendezvous and Static/Rendezvous Estimated CPU Utilization⁴

It is clear from inspecting Figure 3-1 that the estimated CPU utilization associated with both the GPQM and SQM dispatching techniques, when using the Ada rendezvous for task synchronization, is equal to or exceeds 100%; obviously in these cases, the INS task set would not be schedulable without incurring missed deadlines. Nevertheless, empirically it is important to determine the critical point at which the task set becomes schedulable for each different dispatching approach. The **schedulability threshold** represents this critical scheduling point and by its very nature is expressed in terms of a percentage of the sum of the periodic tasks' estimated CPU utilizations. For example, a schedulability threshold of 82% for the INS task set implies that the tasks are schedulable (i.e., will not miss deadlines) for only up to, but not including, a periodic task set CPU utilization level that is 82% of the original estimate (see Tables 3-1 and 3-2).

					Execution	Overhead	Synch	Total	
Task (O	Frequency	Execution	Overhead	Synch	Utilization	Utilization	Utilization	Utilization	
	(Hz)	(ms)	(ms)	(ms)	(%)	(%)	(%)	(%)	
Attitude Updater	400	0.45	0.18	0.29	18.00	7.32	11.40	37	
Velocity Updater	25	4	0.00	0.28	10.00	0.00	0.70	11	
Attitude Sender	16	10	0.00	0.28	16.00	0.00	0.45	16	
Navigation Sender	1	20	0.00	0.28	2.00	0.00	0.03	2	
Status Display	1	100	0.00	0.28	10.00	0.00	0.03	10	
Runtime BIT		5	0.00	0.28	0.50	0.00	0.03	1	
Position Updater	0.8	25	0.00	0.28	2.00	0.00	0.02	22	
Subtotals			0.18	1.97	58.50	7.32	12.65	78	
Dispatcher Mode									
General/Semaphore	400	0.32	0.15	0.00	12.80	6.00	0.00	19	
Totals			0.33	1.97	71.30	13.32	12.65	97	
Static/Semaphore	400	0.22	.0.15	0.00	8.60	6.00	0.00	15	
Totals			0.33	1.97	67.30	13.32	12.65	93	

Table 3-2: General/Semaphore and Static/Semaphore Estimated CPU Utilization

⁴Since tasks under VAXELN Ada are implemented as separate processes, the process switching times in the table coincide with Ada task switches




Figure 3-1: General/Rendezvous and Static/Rendezvous Scaled CPU Utilization

Since the amount of CPU utilization consumed by the periodic tasks varies directly with the value of the global load factor, the corresponding "Periodic Tasks" segments of the "Estimate" columns in Figures 3-1 and 3-2 must be adjusted so that the entire CPU utilization is below 100%, thus making the task set theoretically schedulable.




Figure 3-2: General/Semaphore and Static/Semaphore Scaled CPU Utilization

For example, the schedulability threshold for the GPQM *Dispatcher* using Ada rendezvous for task synchronization is 75%. One can observe from the first two columns of the bar chart in Figure 3-1 that the "Periodic Task" segment shrinks to 75% of its original size to reach a total CPU utilization level under 100%. The schedulability thresholds can be read from Figures 3-1 and 3-2 and are summarized in Table 3-3.

	Base	Context		Dispatcher	Periodic	Total	Schedulability
	Celculations	Switch	Synch	Execution	Teeks	Utilization	Threshold
	(%)	(%)	(%)	(%)	(%)	(%)	(%)
GPOM/R Estimate	18.00	14.66	18.03	12.80	40.50	104	75
GPQM/S Estimate	18.00	13.16	12.65	12.80	40.50	97	100
SQM/R Estimate	18.00	14.66	18.03	8.80	40.50	100	85
SQM/S Estimate	18.00	13.16	12.65	8.80	40.50	93	110

Table 3-3: Estimated CPU Utilizations and Schedulability Thresholds

Interpretation of the schedulability threshold data in Table 3-3 indicates that, assuming the same synchronization mechanism, changing from the GPQM *Dispatcher* to the SQM *Dispatcher* yields a 10% (85 - 75 = 110 - 100 = 10%) increase in the schedulability threshold.




Figure 3-3: Rendezvous Versus Semaphore Comparison

3.2. Synchronization Mechanisms

The difference in total CPU utilization (computed from the data in Tables 3-1 and 3-2) when varying the synchronization mechanism used by the *Dispatcher* is 7%. Specifically, for the GPOM *Dispatcher*, a change in its synchronization mechanism from the Ada rendezvous to a VAXELN semaphore results in a 7% (104 - 97 = 7%) savings in CPU utilization; for the SQM *Dispatcher*, this savings is equal to 7% (100 - 93 = 7%). This implies that using VAXELN semaphores for task synchronization uses roughly 7% less CPU time than Ada rendezvous for this real-time periodic task dispatcher application.

Since the (estimated) execution times of both the INS simulator's base calculations and periodic

tasks are constant, Table 3-3 can be used to illustrate the implications of the synchronization mechanism employed for scheduling the periodic tasks on total CPU. The bar chart (generated from this data) in Figure 3-3 clearly illustrates the pervasive effect of the Ada rendezvous on the percent of context switch, synchronization, and dispatching CPU utilization.

Finally, interpretation of the schedulability threshold data in Table 3-3 indicates that, assuming the same dispatching approach is being used, a 25% (100 - 75 = 110 - 85 = 25%) increase in the schedulability threshold results if the synchronization mechanism is changed from the Ada rendezvous to a VAXELN semaphore. Furthermore, a 35% improvement in the schedulability threshold is obtained when changing from the GPQM *Dispatcher* and the Ada rendezvous for synchronization to the SQM and VAXELN semaphores.

3.3. Technical Observations

The total estimated CPU utilization for the Interrupt Service Routine and the periodic task, without including the empirical results for the *Dispatcher's* utilization, is quite high. In the case of using Ada rendezvous for synchronization, it is 85%, and similarly for VAXELN semaphores, it totals 78%. It is clear from the tables in Tables 3-1 and 3-2 that a savings of 11% CPU utilization would be gained if the synchronization between the ISR and the *Dispatcher* could be eliminated. Quite simply this could be done by moving *Dispatcher* responsibilities into the ISR. In practice, however, this was not possible since numerous VAXELN Ada ISR restrictions limited the number of *Dispatcher* implementation alternatives. These ISR restrictions disallow tasking operations, input/output operations, and accessing variables not in the immediate scope of the ISR, and strongly recommend against making subprogram calls external to the ISR.

The empirical results illustrate the pervasive effect of the Ada rendezvous on the schedulability of the INS task set. Using the Ada rendezvous for synchronizing between the *Dispatcher* and the periodic tasks rather than VAXELN semaphores, regardless of the dispatching technique employed, results in an increase in total CPU utilization of 7%. Furthermore, for both dispatching methods implemented, given the original execution time estimates for the INS periodic tasks, using the Ada rendezvous as the synchronization mechanism results in missed task deadlines. Only when these estimates are scaled by 75% and 85% for the GPQM and SQM dispatching approaches, respectively, does the task set become schedulable assuming Ada rendezvous for task synchronization.

Interpretation of the schedulability threshold data in Table 3-3 further demonstrates the impact of the Ada rendezvous on the task set schedulability. The empirical results show that, assuming the same dispatching approach is being used, a 25% increase in the schedulability threshold results if the synchronization mechanism is changed from the Ada rendezvous to a VAXELN semaphore; moreover, a 35% improvement in the schedulability threshold is obtained when changing from the GPOM *Dispatcher* and the Ada rendezvous for synchronization to the SQM and VAXELN semaphores.

Based on real-time scheduling theory, the optimal rate-monotonic scheduling algorithm [Lui 73] guarantees schedulability of the INS task set for a processor utilization below 70% since the individual periodic tasks priorities are assigned in direct proportion to their execution frequencies.

However, since the INS task set CPU utilization is greater than 70%, another schedulability test based on the rate-monotonic algorithm, namely task-lumping [Sha 87], was necessary to calculate the theoretically expected schedulability thresholds. The schedulability thresholds determined empirically were consistent with those computed theoretically. For example, given the original execution time estimates for the INS periodic tasks, the SQM dispatching approach using VAXELN semaphore for task synchronization yielded a total CPU utilization level of 93%. Furthermore, it was found empirically that the task set was schedulable until the original time estimates of the periodic tasks were scaled by 1.1 or until the total CPU utilization level reached 97% (ISR + Scaled Periodic Tasks + Dispatcher = 37 + 1.1 * 41 + 15 = 97.1%). Similarly, solving for the schedulability threshold using the task-lumping method results in an expected threshold value of 1.12.

References

[Clock TR 87] Borger, M.W.

VAXELN Experimentation: Programming a Real-Time Clock and Interrupt

Handling Using VAXELN Ada 1.1.

Technical Report CMU/SEI-87-TR-29, Software Engineering Institute, October,

1987.

[INS Specification 87]

Landherr, S.F., and Klein, M.H. INS Behavioral Specification.

Technical Report CMU/SEI-87-TR-33, Software Engineering Institute, June,

1987.

[INSP TLDD 87] I

Klein, M.H., Landherr, S.F.

INS Simulator Program: Top-Level Design.

Technical Report CMU/SEI-87-TR-34, Software Engineering Institute, July,

1987.

[LSI-11 User's 86] LSI-11 Analog System Users' Guide

Digital Equipment Corporation, Maynard, MA, 1986.

[Lui 73]

Liu, C.L., Layland, J.W.

Scheduling Algorithms for Multi-programming in a Hard-Real-Time.

JACM 20(1):46-61, January, 1973.

[MacLaren 80]

MacLaren, Lee.

Evolving Toward Ada in Real-Time Systems.

In Proceedings of the ACM-Sigplan Symposium on the Ada Programming

Language. November, 1980.

[Sha 87]

Sha, L., Lehoczky, J.P., and Rajkumar, R.

A Schedulability Test for Rate-Monotonic Priority Assignment.

Computer Science Department ART Project, Carnegie Mellon University, July,

1987

[VAXELN Release 86]

VAXELN Ada 1.1 Release Notes

Digital Equipment Corporation, Maynard, MA, 1986.

[VAXELN User's 85]

VAXELN User's Guide.

Digital Equipment Corporation, Maynard, MA, 1985.

Appendix A: INS Executive: Ada Source Code for SQM/Rendezvous Dispatcher

A.a. KWV_Register_Definitions Package Specification

```
------ SEI Ada Embedded Systems Project Prologue ------
                          : NNV_Register_Definitions package specification
-- Dait seme
-- Experiment # : PAOI
-- Version : 1.0
-- Author : Mark W. Borger
-- Date erested : 20 Feb 1987
-- Last update : 12 Mar 1987
-- Nost Machine : VAX/VMS 4.5
-- Target Machine: VAXELN 2.3
-----: Registers of a NAV11-C real-time programmable clock.
----- Revision History ------
-- Date Version Author
-- 12 Mar 87 1.0 Mark W. Borger
                                                                       Eistory
                                                                       Added prologue
      ----- End of Prologue -----
with SYSTEM:
                                        use SYSTEM;
with VAXELE_SERVICES;
package NNV_Register_Definitions is
    -- RMV11-C Control Status Register layout
     ype RMV_CSR_RECORD is record
go : BOOLEAN; -- start the counter
mode : UMSIGNED 2; -- Bode of operation
rate : UMSIGNED 3; -- clock rate
int_ovf : BOOLEAN; -- interrupt on overflow
ovf_flag : BOOLEAN; -- counter overflow occurred
maint_st1 : BOOLEAN; -- simulate firing of st1
maint_st2 : BOOLEAN; -- simulate firing of st2
maint_osc : BOOLEAN; -- simulate one cy. of osc
dio : BOOLEAN; -- disable internal oscillator
flag_overrun : BOOLEAN; -- true if ovf occurs with ovf_flag_still set
st2_int_enable : BOOLEAN; -- assertion of st2_flag_eate go bit
st2_int_enable : BOOLEAN; -- assertion of st2_flag_causes an interrupt
st2_flag : BOOLEAN; -- start interrupt request for st2
    type RMV CSR RECORD is record
   end record:
   for EMV_CSR_RECORD use record at mod 2;
      go at 0 range 0..0;
mode at 0 range 1..2;
      mode at 0 range 1..2;
rate at 0 range 3..5;
int_ovf at 0 range 6..6;
ovf_flag at 0 range 7..7;
maint_st1 at 0 range 8..8;
maint_st2 at 0 range 9..9;
maint_osc at 0 range 10..10;
die at 0 range 11..11;
flag_overrun at 0 range 12..12;
```

```
st2_go_enable at 0 range 13..13;
st2_ist_enable at 0 range 14..14;
    st 2_flag
                    at 0 sange 15..15;
  end record:
  for ENV_CSR_RECORD'SISE use 16;
  -- ENVII-C Buffer/Preset Register layout
  subtype may MPR TYPE is VAXELS SERVICES. MAY COUNTER TYPE;
  -- Record type containing the EDRV11-C's CSR and Buffer/Preset Register
  type ENV_REGISTERS is record
    CSR: MNV CSR RECORD; -- control/status register
BPR: MNV_MPR_TYPE; -- buffer/preset register
  end record;
  pragma PACK(FOTV_REGISTERS);
 procedure Put_CSR (CSR : in RMV_CSR_Record;
        Register_Address : in ADDRESS );
  function Get_CSR (Register_Address : in ADDRESS) return ENV_CSR_Record;
end NNV_Register_Definitions;
```

A.b. KWV_Register_Definitions Package Body

```
----- SEI Ada Embedded Systems Project Prologue ------
             : IDNV_Register_Definitions peckage body
-- Unit name
-- Experiment # : PAOI
-- Version : 1.0
-- Author : Mark W. Borger
-- Date created : 23 Mar 1987
-- Last update :
-- Host Machine : VAX/VMS 4.5
-- Target Machine: VAXEL# 2.3
-- Abstract : This package body provides the necessary interface
-----: for reading and writing the KNV11-C's CER.
----- Revision History ------
-- Date Version Author
                                     Eistory
----- End of Prologue -----
with UNCHECKED_CONVERSION;
package body ENV_Register_Definitions is
  function Convert_It is new UNCHECKED_CONVERSION(KNV_CSR_Record, UNSIGNED_WORD);
 function Convert It is now UNCHECKED CONVERSION (UNSIGNED WORD, NOW_CSR_Record);
 procedure Put_CSR (CSR : in MNV_CSR_Record;
```

```
Register_Address : in ADDRESS ) is
    Current_CSR : WHEX CHIED_WORD;
    CER Vacigned : UNSIGNED WORD;
      for CSR_Unsigned use at Register_Address;
    Current CSR := Convert It (CSR);
    MRITE_REGISTER (Current_CSR, CSR Unsigned);
  function Got_CSR (Register_Address : in ADDRESS)
    return DN CSR Record to
    CSR : NWV_CSR_Record;
Current_CSR : UNSIGNED_WORD;
    CSR Unsigned : UMSIGNED WORD;
      for CSR_Unsigned use at Register_Address;
    Current_CSR := READ_REGISTER(CSR_Unsigned);
    CSR := Convert_It (Current_CSR);
    return CSR;
  end Get_CSR;
and RNV_Register_Definitions;
```

A.c. Real-Time Clock Manager Package Specification

```
----- SEI Ada Embedded Systems Project Prologue ------
-- Unit name
            : KNV11_Clock_Manager
-- Experiment # : FA01
-- Version : 1.0
-- Author
             : Mark W. Borger
-- Date created : 17 Mar 1987
-- Last update : 18 Mar 1987
-- Bost Machine : VAX/VMS 4.5
-- Target Machine: VAXELN 2.3
-- Abstract : This package specification provides the necessary
----- data types, procedures, functions, and exceptions
-----: for interfacing to multiple RWV11-C real-time clocks
-----: (Q-bus device) via Ada application code. All four modes
     -----: its five different internal clock rates. To use these
------ routines one must first invoke the Initialize procedure
-----: to create a clock device object and get a clock identifier.
------ This device object can be used by the application to wait
-----: on a device signal from an Interrupt Service Routine; the
-----: clock id is used as a key for the remainder of the package's
-----: interfaces. The Initialization exception is raised if
-----: the VAXELE kernel device object cannot be created for
-----: whatever reason. The Clock Not Initialized exception is
-----: if a specified clock id is invalid.
-----: These routines only support counter overflow interrupts
-----: and not Schmitt trigger interrupts. The counter routines
       ----: (Start_Counting, Bend_Counter, Stop_Counting) should only
      ----: be used in modes Mode Two or Mode Three; when used in any
-----: mode, the Invalid_Clock_Mode exception will be raised.
```

```
----- Revision Eistory ------
-- Date Version
-- 18 Mar 87 1.0
-- 22 Mar 87 1.0
                                          History
                     Mark W. Bosges
                                          Added Display_CSR procedure.
                     Mark W. Borger
                                         Added Invalid Clock Mode exception.
          ------ End of Prologue ------
with VAXELM SERVICES:
with complyion mampling:
with SYSTEM:
peckage ENV11_Clock_Manager is
  -- Data types imported from SYSTEM package
   subtype ADDRESS is SYSTEM, ADDRESS;
  -- Data types imported from COMDITION_MANDLING package
   subtype COMD_VALUE_TYPE is COMDITION_MANDLING.COMD_VALUE_TYPE;
  -- Data types imported from VAXELN_SERVICES package
   subtype VECTOR_NUMBER_TYPE is VAXELN_SERVICES. VECTOR_NUMBER_TYPE;
  -- Local Data types
   type Clock_ID is private;
   type Clock Node is (Node Sero, Mode One, Mode Two, Mode Three);
       for Clock_Mode use (Mode_Sero => 0, Mode_One => 1,
                           Mode_Two => 2, Mode_Three => 3);
   type Clock_Rate is (Stop,
                                 Rate 1MHI, Rate 100KHI,
                       Rate_10RHZ, Rate_1RHZ, Rate_100HZ);
       procedure Initialize (Clock_Name : in STRING;
                   Clock_Identifier : out Clock_ID;
                             Mode : in Clock_Node;
                              Rate : in Clock Rate;
                      Vector Number : in VECTOR NUMBER TYPE;
                    Service_Routine : in ADDRESS;
                        CSR Address : out ADDRESS;
                      Device Object : out DEVICE TYPE );
  procedure Re_Initialize (Clock_Identifier : in Clock_ID;
                                     Mode : in Clock Mode;
                                     Rate : in Clock Rate );
                                (Clock_Identifier : in Clock_ID);
  procedure Display_CSR
  procedure Enable_Interrupts
                                (Clock_Identifier : in Clock_ID);
  procedure Disable_Interrupts
                                (Clock_Identifier : in Clock_ID);
  procedure Generate Interrupts (Clock Identifier : in Clock ID);
  procedure Reset Interrupt Flag (Clock Identifier : in Clock ID);
  procedure Reset Overrum Flag (Clock Identifier : in Clock ID);
procedure Set Interrupt Period (Clock Identifier : in Clock ID;
                                          Period : in ENV_COUNTER_Type );
  procedure Start_Counting (Clock_Identifier : in Clock_ID);
                             (Clock_Identifier : in Clock_ID;
  procedure Read_Counter
```

```
Number_Of_Ticks : out ENV_COUNTER_Type);
  procedure Stop_Counting
                                (Clock_Identifier : in Clock_ID;
                                  Number_Of_Ticks : out NNV_COUNTER_Type);
  function Interrupts_Enabled (Clock_Identifier : in Clock_ID) return BOOLEAM;
  function Current Node (Clock Identifier : in Clock ID) return Clock Node;
  function Current Rate
                                (Clock Identifier : in Clock_ID) return Clock Rate;
  function Interrupt Period (Clock Identifier: in Clock ID) return ENV_COUNTER_Type;
function Interrupt Flag_On (Clock Identifier: in Clock_ID) return BOOLEAN;
  Invalid_Clock_Mode
                        : EECEPTION:
  Initialisation_Error : EXCEPTION;
  Clock_Not_Initialised : EXCEPTION;
    subtype Clock_ID_Range is MATURAL range 0..31;
    type Clock_ID is new Clock_ID_Range;
end KWV11_Clock_Manager;
```

A.d. Real-Time Clock Manager Package Body

```
------ SEI Ada Embedded Systems Project Prologue -------
-- Unit name
              : ENVIL_Clock_Manager package body
-- Emperiment # : PAOL
-- Version : 1.0
-- Author : Mark W. Borger
-- Date created : 17 Mar 1987
-- Last update :
-- Bost Machine : VAX/VMS 4.5
-- Target Machine: VAXELM 2.3
-- Abstract : This package body implements the subprograms of its
-----: specification. It maintains a Clock_ID array containing
----: the corresponding clock's CSR address to allow for the
-----: control of multiple clocks.
----- Revision History ------
-- Date
          Version Author
                                             History
-- 22 Mar 87 1.0 Mark W. Borger Added data structure to contain
                                    Mode and Rate for each Clock_ID.
    ----- End of Prologue -----
package body ENV11_Clock_Manager is
  -- Local Data types
   type Clock_Information_Record is record
     Rate : Clock Rate:
     Mode : Clock_Mode;
    end record:
    type Clock_Info_Array_Type is array(Clock_ID) of Clock_Information_Record;
   Clock_Info : Clock_Info_Array_Type := (others => (Stop, Mode_Sero));
    type Clock_Array_Type is array(Clock_ID) of ADDRESS;
   Clock_Array : Clock_Array_Type := (others -> ADDRESS_IERO) ;
   Current_Clock_Number : Clock_ID := Clock_ID'FIRST;
```

```
procedure Initialise (Clock_Heme : is STRING;
                     Clock_Identifier : out Clock_ID;
                                 Mode : in Clock Mode;
                                 Rate : in Clock_Rate;
                        Vector_Number : in VECTOR_NUMBER_TYPE;
                       Service Routine : in ADDRESS;
                          CER Address : out ADDRESS;
                        Device_Object : out DEVICE_TYPE ) is separate;
     procedure Re_Initialize (Clock_Identifier : in Clock_ID;
                                          Mode : in Clock Mode;
                                          Rate : in Clock_Rate ) is separate;
     procedure Display_CSR
                                    (Clock_Identifier : in Clock_ID) is separate;
     procedure Enable_Interrupts
                                    (Clock_Identifier : in Clock_ID) is separate;
     procedure Disable_Interrupts (Clock_Identifier : in Clock_ID) is separate;
     procedure Set_Interrupt_Period (Clock_Identifier : in Clock_ID;
                                               Period : in KMV_COUNTER_TYPE ) is separate;
      procedure Generate_Interrupts (Clock_Identifier : in Clock_ID) is separate;
      procedure Reset_Interrupt_Flag (Clock_Identifier : in Clock_ID) is separate;
      procedure Reset_Overrun_Flag (Clock_Identifier : in Clock_ID) is separate;
                                 (Clock_Identifier : in Clock_ID) is separate;
     procedure Start_Counting
     procedure Read_Counter
                                 (Clock_Identifier : in Clock_ID;
                                   Number_Of_Ticks : out RMV_COUNTER_TYPE) is separate;
      procedure Stop_Counting
                                 (Clock_Identifier : in Clock_ID;
                                   Number_Of_Ticks : out EDFV_COUNTER_TYPE) is separate;
      function Interrupts_Enabled (Clock_Identifier : in Clock_ID)
        return BOOLEAN is separate;
      function Current Mode
                                 (Clock_Identifier : in Clock_ID)
        return Clock_Mode is separate;
      function Current Rate
                                  (Clock_Identifier : in Clock_ID)
       return Clock Rate is separate;
      function Interrupt_Period
                                (Clock_Identifier : in Clock_ID)
        return KWV_COUNTER_TYPE is separate;
      function Interrupt_Flag_On (Clock_Identifier : in Clock_ID)
        return BOOLEAN is separate;
      function Overrun_Flag_On
                                (Clock_Identifier : in Clock_ID)
        return BOOLEAN is separate;
    end ENV11_Clock_Manager;
Initialize procedure
    with DMCHECKED_CONVERSION;
    with VAXELE_SERVICES;
                                   use VAXELM_SERVICES;
    with RNV_Register_Definitions: use ENV_Register_Definitions;
    separate (RWV11_Clock_Manager)
    procedure Initialize (Clock_Name : in STRING;
                   Clock_Identifier : out Clock_ID;
```

Mode : in Clock_Mode;

```
Rate : in Clock_Rate;
                    Vector Number : in VECTOR NUMBER TYPE;
Service Noutine : in ADDRESS;
                        CER Address : out ADDRESS;
                      Device_Object : out DEVICE_TYPE } is
     Between Code
                       : COMD_VALUE_TITE:
     MW11_CER_Address : ADDRESS;
                      : ENV_CER_Record;
     Current_CSR
                       : DEVICE ARRAY TYPE (0..0) := (others => 0);
     Timer Device
     function Convert_It is now UNCHECKED_CONVERSION(Clock_Mode, UNSIGNED_2);
      function Convert It is now UNCHECKED_CONVERSION(Clock_Rate, UNSIGNED_3);
   begin
      -- Create the ENVII-C device object and associate with its interrupts the
     -- Interrupt Service Routine.
       Create_Device (Status
                                      => Return Code,
                      Device Name
                                     e> Clock Name.
                       Vector Number => Vector Number,
                       Service_Routine => Service_Routine,
                      Registers => DOV11 CSR Address,
Device Array => Timer Device,
Device_Count => 1);
      if COMDITION_NAMDLING. Success (Return_Code) then
         Device_Object
                            := Timer_Device(0);
         Clock_Identifier
                           := Current Clock Number;
          CSR Address
                             := ENVIL CER Address;
         Clock Array (Current_Clock_Humber) := ENV11_CER_Address;
          Clock Info (Current Clock Number) := Clock Information Record' (Rate, Mode);
         Current Clock Number := Current Clock Number + Clock ID(1);
        -- Initialize clock wia CSR settings
           Current_CSR := MNV_CSR_Record' (
                                   -> FALSE,
                           go
                           mode
                           Put_CSR(Current_CSR, MOVIL CSR Address);
         raise Initialization Error;
   end Initialize;
Re_Initialize procedure
   with THEMECKED_CONVERSION;
   with VAXELN SERVICES;
                                    use VAXELN_SERVICES;
   with KNV_Register_Definitions; use KNV_Register_Definitions;
   separate (ENV11_Clock_Manager)
   procedure Re_Initialize (Clock_Identifier : in Clock_ID;
                                         Mode : in Clock Mode;
                                         Rate : in Clock Rate ) is
     Current_CSR : KNV_CSR_Record := Get_CSR(Clock_Array(Clock_Identifier));
      function C: west_It is new THCHECKED_CONVERSION(Clock_Mode, TMSEGNED_2);
      function Convert_It is new UNCHECKED_CONVERSION(Clock_Rate, UNSIGNED_3);
   begin
      -- If specified clock's CSR address is non-zero (i.e., the clock exists
      -- and has been initialized) then re-initialize it by clearing the CSR
      -- settings; otherwise raise an exception since the specified clock has
```

CMU/SEI-87-TR-32

المتاه المادالة عاقا فالمساوسة أهدا ويونها وأسا

```
-- not been initialised properly.
      if Clock_Array(Clock_Identifier) /= ADDRESS_SERO them
         Current_CER := ENV_CER_Record' (go => FALSE,
                                     mode -> Convert_It (Node),
                                     rate => Convert_It (Rate),
                                    others ⇒ FALSE );
         Fut_CSR(Current_CSR, Clock_Array(Clock_Identifier));
         Clock Info (Clock Identifier) := Clock Information Record' (Rate, Mode);
         raise Clock_Not_Initialized;
        end if;
    end Re_Initialise;
Display CSR procedure
   with TEXT_IO;
                                  use TEXT IO:
    with ENV_Register_Definitions; use ENV_Register_Definitions;
    with THERECEED CONVERSION;
    separate (RNV11_Clock_Manager)
   procedure Display_CSR (Clock_Identifier : in Clock_ID) is
      Current_CSR : ENV_CSR_Record := Get_CSR(Clock_Array(Clock_Identifier));
                       is new EMUNERATION_IO(Clock_Rate);
is new EMUNERATION_IO(Clock_Mode);
     package Rate_IO
      package Mode_IO
     package BOOLEAN TO is now ENTERENATION TO (BOOLEAN);
      function Convert_It is new UNCHECKED_CONVERSION(UNSIGNED_2, Clock_Mode);
      function Convert It is new UNCRECKED CONVERSION (UNSIGNED 3, Clock Rate);
      procedure Formatted_String_Put(Str : in STRING) is
      begin
        Put (Str);
        Set_Col (20);
        Put (" -> ");
      end Formatted_String_Put;
   pegin
      -- If specified clock's CSR address is non-zero (i.e., the clock exists
      -- and has been initialized) then display contents of CSR;
      -- otherwise raise an exception since the specified clock has
      -- not been initialized properly.
      if Clock_Array(Clock_Identifier) /= ADDRESS_SERO then
        Formatted_String_Put("CSR.go");
        BOOLEAN_IO. Put (Current_CSR.go); New_Line;
        Formatted_String_Put ("CER.mode");
        Mode_IO.Fut (Convert_It (Current_CSR.mode)); New_Line;
        Formatted_String_Put("CSR.rate");
        Formatted_String_Put("CSR.int_ovf");
        BOOLEAN IO. Put (Current CSR, int ovf); New Line;
        Formatted_String_Put("CSR.ovf_flag");
        BOOLEAN IO, Put (Corrent CSR, ovf flag); New Line;
        Formatted_String_Put("CSR.maint_et2");
        BOOLEAN_IO. Put (Current_CSR.maint_st2); New_Line;
        Formatted_String_Put("CSR.maint_osc");
```

```
BOOLEAN_IO. Put (Current_CSR, maint_osc); New_Line;
        Permetted String Put ("CSR.dio");
        SCOLEAN TO. Put (Current CSR. dio); New Line;
        Posmetted_String_Put("CSE.flag_overrun");
        BOOLEAN IO, Put (Current CSR, flag overrum); New Line;
        Pormatted_String_Put("CSR.st2_go_enable");
        BOOLEAN IO. Put (Current CSR. st2 go enable); New Line;
        Formatted_String_Put("CSR.st2_int_enable");
        BOOLEAN IO. Pot (Current CER, st2 int_enable); Nov_Line;
        Formatted_String_Put("CSR.st2_flag");
        BOOLEAN IO, Fut (Current CSR. st2 flag); New Line;
      else
         raise Clock_Not_Initialized;
     end if;
   and Display_CSR;
Enable_Interrupts procedure
   with NOW_Register_Definitions; use NOW_Register_Definitions;
   separate (NFV11_Clock_Manager)
   procedure Enable_Interrupts (Clock_Identifier : in Clock ID) is
     Current_CSR : EMV_CSR_Record := Get_CSR(Clock_Array(Clock_Identifier)):
   begin
     -- If specified clock's CSR address is non-zero (i.e., the clock exists
     -- and has been initialized) then enable interrupts on counter overflow;
     -- otherwise raise an exception since the specified clock has
     -- not been initialized properly.
      if Clock_Array(Clock_Identifier) /= ADDRESS_SERO then
         Current_CSR.int_ovf := TRUE;
         Put_CSR(Current_CSR, Clock Array(Clock Identifier));
         raise Clock_Not_Initialized;
   end Enable_Interrupts;
Disable Interrupts procedure
   with KNV_Register_Definitions; use KNV_Register_Definitions;
   separate (RMV11_Clock_Manager)
   procedure Disable_Interrupts (Clock_Identifier : in Clock ID) is
     Current_CSR : MOW_CSR_Record := Get_CSR(Clock_Array(Clock_Identifier));
   begin
      -- If specified clock's CSR address is non-zero (i.e., the clock exists
      -- and has been initialised) them disable interrupts on counter overflow;
      -- otherwise raise an exception since the specified clock has
      -- not been initialized properly.
      if Clock_Array(Clock_Identifier) /= ADDRESS_SERO then
          Current_CSR,int_ovf := FALSE;
          Put_CSR(Current_CSR, Clock_Array(Clock_Identifier));
```

CMU/SEI-87-TR-32

and the second of the second of the second

```
raise Clock_Not_Initialized;
        end if:
    end Disable Interrupts;
Set Interrupt Period procedure
    with UNCHECKED_CONVERSION;
                                     me VAXELN SERVICES:
    with VAXELN SERVICES;
    with KMV_Register_Definitions; use KMV_Register_Definitions;
    separate (MWV11_Clock_Manager)
    procedure Set_Interrupt_Period (Clock_Identifier : in Clock_ID;
                                            Period : in MOV_COUNTER_TYPE) is
      Device Ticks : KNV_COUNTER TYPE:
        for Device_Ticks use at (Clock_Array(Clock_Identifier) + 2);
    begin
      -- If specified clock's CSR address is non-zero (i.e., the clock exists
      -- and has been initialized) then set the current value of the clock -- interrupt period using two's complement notation; otherwise raise
      -- an exception since the specified clock has not been initialized properly.
       if Clock_Array(Clock_Identifier) /= ADDRESS_SERO then
         WRITE_REGISTER((16#FFFF# - Period + 1), Device_Ticks);
       else
          raise Clock_Not_Initialized;
       end if:
    and Set_Interrupt_Feriod;
Generate_Interrupts procedure
    with ENV_Register_Definitions; use ENV_Register_Definitions;
    separate (KNV11_Clock_Manager)
    procedure Generate_Interrupts (Clock_Identifier : in Clock_ID) is
      Current_CSR : KWV_CSR_Record := Get_CSR(Clock_Array(Clock_Identifier));
    begin
      -- If specified clock's CSR address is non-zero (i.e., the clock exists
      -- and has been initialized) then start internal counter that causes
      -- interrupts; otherwise raise an exception since the specified clock has
      -- not been initialized properly.
       if Clock_Array(Clock_Identifier) /= ADDRESS_SERO then
   Current_CSR.go := TRUE;
          Put_CSR(Current_CSR, Clock_Array(Clock_Identifier));
        else
          raise Clock_Mot_Initialized;
        end if:
    end Generate_Interrupts;
Reset_Interrupt Flag procedure
    with KNV_Register_Definitions; use KNV_Register_Definitions;
    separate (RMV11_Clock_Manager)
```

```
tre Reset_Interrupt_Flag (Clock_Identifier : in Clock_ID) is
      Carrent_CSR : RETV_CSR_Record := Get_CSR(Clock_Array(Clock_Identifier));
    begin
      -- If specified clock's CSR address is non-zero (i.e., the clock exists
      -- and has been initialised) then clear counter overflow flag to allow
      - another interrupt to be generated; otherwise raise an exception since - the specified clock has not been initialized properly.
       if Clock_Army(Clock_Identifier) /= ADDRESS_SERO then
Current_CSR.ovf_flag := FALSE;
          Put_CSR(Current_CSR, Clock Array(Clock Identifier));
        -1--
          raise Clock_Not_Initialized;
        and if.
    end Reset_Interrupt_Flag:
Reset Overrun Flag procedure
    with ENV_Register_Definitions; use ENV_Register_Definitions;
    separate (FDFV11_Clock_Manager)
    procedure Reset_Overrun_Flag (Clock_Identifier : in Clock_ID) is
      Current_CSR : MMV_CSR_Record := Get_CSR(Clock_Array(Clock_Identifier));
    begin
      -- If specified clock's CSR address is non-zero (i.e., the clock exists
      -- and has been initialized) then clear interrupt overrun flag:
      -- otherwise raise an exception since the specified clock has
      -- not been initialised properly.
       if Clock_Array(Clock_Identifier) /= ADDRESS_SERO then
          Current CSR. flag overrun: FALSE;
          Put_CSR(Current_CSR, Clock_Array(Clock_Identifier));
        alse
         raise Clock_Mot_Initialized;
        end if:
   end Reset_Overrun_Flag;
Start_Counting procedure
    with ENV_Register_Definitions; use ENV_Register_Definitions;
    separate (KNV11_Clock_Manager)
    procedure Start_Counting (Clock_Identifier : in Clock_ID) is
      Current_CSR : EMV_CSR_Record := Get_CSR(Clock_Array(Clock_Identifier));
    begin
      -- If specified clock's CSR address is non-zero (i.e., the clock exists
      -- and has been initialized) then start the clock's internal counter;
       -- otherwise raise an exception since the specified clock has
      -- not been initialized properly.
       if Clock Array (Clock Identifier) /- ADDRESS SERO then
         if (Clock Info (Clock Identifier) . Node - Node Two or else
             Clock_Info(Clock_Identifier). Node = Node_Three)
         then
           Current_CSR.go := TRUE;
           Put_CSR(Current_CSR, Clock_Array(Clock_Identifier));
         else
```

CMU/SEI-87-TR-32 31

raise Invalid_Clock_Mode;

```
and if;
         raise Clock Not Initialized;
       end if;
   end Start_Counting;
Read Counter procedure
    with RNV_Register_Definitions; use RNV_Register_Definitions;
    separate (MWV11_Clock_Manager)
   procedure Read_Counter (Clock_Identifier : in Clock_ID;
                            Number_Of_Ticks : out_EMV_COUNTER_TYPE) is
     Current_CSR : EMV_CSR_Record := Get_CSR(Clock_Array(Clock_Identifier));
     Device Ticks : ENV COUNTER TYPE;
        for Device Ticks use at (Clock Array (Clock Identifier) + 2);
   begin
      -- If specified clock's CSR address is non-zero (i.e., the clock exists
      -- and has been initialized) then simulate an external event to
      -- get current value of the clock's internal counter written to the
      -- BUFFER/PRESET register and then read that value and return it while
      -- the clock continues to run; otherwise raise an exception since the
      -- specified clock has not been initialized properly.
       if Clock_Array(Clock_Identifier) /= ADDRESS_ZERO then
         if (Clock_Info(Clock_Identifier) . Mode = Mode_Two or else
             Clock Info (Clock Identifier) . Mode = Mode Three)
           Current_CSR.st2_int_enable := FALSE;
           Current CSR.maint st2 := TRUE;
           Put_CSR(Current_CSR, Clock_Array(Clock_Identifier));
           loop
            Current_CSR := Get_CSR(Clock_Array(Clock_Identifier));
             exit when Current_CSR.st2_flag;
           end loop;
           Wumber_Of_Ticks := READ_REGISTER(Device_Ticks);
           Current_CSR.st2_flag := FALSE;
           Put_CSR(Current_CSR, Clock_Array(Clock_Identifier));
         else
           raise Invalid_Clock_Mode;
         end if:
       else
         raise Clock_Not_Initialized;
       end if;
    end Read Counter;
Stop Counting procedure
    with KNV_Register_Definitions; use KNV_Register_Definitions;
    separate (NNV11_Clock_Manager)
    procedure Stop_Counting (Clock_Identifier : in Clock_ID;
                              Number_Of_Ticks : out ENV_COUNTER_TYPE) is
      Current_CSR : MIV_CSR_Record := Get_CSR(Clock_Array(Clock_Identifier));
```

32

Device Ticks : RMV COUNTER TYPE:

for Device_Ticks use at (Clock_Array(Clock_Identifier) + 2);

```
begin
       -- If specified clock's CSR address is non-sero (i.e., the clock exists
          and has been initialized) then simulate an external event to
          get current value of the clock's internal counter written to the
      -- BUFFER/FRESET register and then return that value;
          otherwise raise an exception since the specified clock has
          not been initialized properly.
       if Clock_Array(Clock_Identifier) /~ ADDRESS_SERO then
         if (Clock_Info(Clock_Identifier) . Mode = Mode Two or else
             Clock_Info(Clock_Identifier).Node = Node_Three)
           Current_Csk.st2_int_enable := FALSE;
           Current_CsR.maint_st2 := TRUE;
           Put_CSR(Current_CSR, Clock_Array(Clock_Identifier));
             Current_CSR := Get_CSR(Clock_Array(Clock_Identifier)):
             exit when Current_CSR.st2_flag;
           end loop;
           Number_Of_Ticks := READ_REGISTER(Device_Ticks);
           Current_CsR.go := FALSE;
           Current_CsR.et2_flag := FALSE;
           Put_CSR(Current_CSR, Clock_Array(Clock_Identifier));
           raise Invalid_Clock_Mode:
         end if;
       else
         raise Clock_Mot_Initialized;
       end if;
    end Stop_Counting;
Interrupts_Enabled function
    with KHV_Register_Definitions; use KHV_Register_Definitions;
    separate (EMV11_Clock_Manager)
    function Interrupts_Enabled (Clock_Identifier : in Clock_ID) return BOOLEAN is
      Current_CSR : RWV_CSR_Record := Get_CSR(Clock_Array(Clock Identifier));
      -- If specified clock's CSR address is non-zero (i.e., the clock exists
      -- and has been initialized) then return a BOOLEAN value indicating
      -- whether or not the clock will generate an interrupt when its internal
      -- clock overflows; overflow flag; otherwise raise an exception since
      -- the specified clock has not been initialized properly.
       if Clock_Array(Clock_Identifier) /= ADDRESS_ZERO then
          return Current_CSR.int_ovf;
        -1:-
         raise Clock_Mot_Initialized;
        end if:
    end Interrupts_Enabled;
Current_Mode function
   with UNCHECKED CONVERSION;
   with ENV_Register_Definitions; use ENV_Register_Definitions;
    separate (MFV11_Clock_Manager)
   function Current_Mode (Clock_Identifier : in Clock_ID) return Clock_Mode is
     Current_CSR : RMV_CSR_Record := Get_CSR(Clock_Array(Clock_Identifier));
```

CMU/SEI-87-TR-32

33

```
function Convert_It is now UNCHECKED_CONVERSION (UNSIGNED_2, Clock_Mode);
   begin
      -- If specified clock's CSR address is non-sero (i.e., the clock exists
     -- and has been initialized) then return current clock mode;
      -- otherwise raise on exception since the specified clock has
      -- not been initialised properly.
      if Clock_Array(Clock_Identifier) /- ADDRESS_EERO then
          return Convert_It (Current_CSR.mode);
        else
         raise Clock_Not_Initialized;
        end if;
    end Current Mode;
Current Rate function
    with UNCHECKED CONVERSION;
    with NOW Register Definitions; use NOW Register Definitions;
    separate (KNV11_Clock_Manager)
    function Current_Rate (Clock_Identifier : in Clock_ID) return Clock_Rate is
      Current CSR : KNV_CSR Record := Get_CSR(Clock_Array(Clock_Identifier));
      function Convert_It is new UNCHECKED_CONVERSION(UNSIGNED_3, Clock_Rate);
    begin
      -- If specified clock's CSR address is non-zero (i.e., the clock exists
      -- and has been initialised) then return current clock rate;
      -- otherwise raise an exception since the specified clock has
      -- not been initialized properly.
      if Clock_Array(Clock Identifier) /= ADDRESS_SERO then
          return Convert_It(Current_CSR.rete);
        -1 --
          raise Clock_Mot_Initialized;
        end if:
    end Current_Rate;
Interrupt Period function
    with UNCHECKED_CONVERSION;
    with VAXELN SERVICES;
                                    use VAXELN SERVICES;
    with KMV_Register_Definitions; use KMV_Register_Definitions;
    separate (NRV11_Clock_Manager)
    function Interrupt_Period (Clock_Identifier : in Clock_ID) return RMV_COUNTER_TYPE is
      Device Ticks : RMV_COUNTER_TYPE;
        for Device_Ticks use at (Clock_Array(Clock_Identifier) + 2);
    begin
      -- If specified clock's CSR address is non-zero (i.e., the clock exists
      -- and has been initialized) then return current value of the clock
      -- interrupt period; otherwise raise an exception since the specified
       -- clock has not been initialized properly.
       if Clock_Array(Clock_Identifier) /= ADDRESS_SERO then
          return READ REGISTER (Device Ticks);
       else
          raise Clock_Mot_Initialized;
       end if:
    and Interrupt_Period;
```

```
Interrupt_Flag_On function
   with MRW_Register_Definitions; use MRV_Register_Definitions;
    separate (RNV11_Clock_Manager)
    function Interrupt_Flag_On (Clock_Identifier : in Clock_ID) return BOOLEAN is
     Current_CSR : ENV_CSR_Record := Get_CSR(Clock_Array(Clock_Identifier));
    begin
      -- If specified clock's CSR address is non-zero (i.e., the clock exists
      -- and has been initialized) then return current BOOLEAN value of counter
      -- overflow flag; otherwise raise an exception since the specified clock
      -- has not been initialized properly.
      if Clock_Array(Clock_Identifier) /= ADDRESS_SERO then
         return Current_CSR.ovf_flag;
        else
         raise Clock_Mot_Initialised:
        end if;
    end Interrupt_Flag_On;
Overrun_Flag_On function
    with KNV_Register_Definitions; use KNV_Register_Definitions;
    separate (NNV11_Clock_Manager)
    function Overrun_Flaq_On (Clock_Identifier : in Clock_ID) return BOOLEAN is
      Current_CSR : EMV_CSR_Record := Get_CSR(Clock_Array(Clock_Identifier));
    begin
      -- If specified clock's CSR address is non-zero (i.e., the clock exists
      -- and has been initialized) then return current BOOLEAN value of overrun
      -- flag: otherwise rmise an exception since the specified clock
      -- has not been initialized properly.
       if Clock_Array(Clock_Identifier) /= ADDRESS SERO them
          return Current CSR.flag overrun;
         raise Clock_Not_Initialized;
        and if;
    end Overrun_Flag_On;
```

A.e. INS Data Types Package Specification

```
--|
--| MODULE HAME: INS_Data_Types
--|
--| MODULE TYPE: Package Specification
--|
--| MODULE PURPOSE:
--| Export Executive global constants and types.
--|
--| MODULE DESCRIPTION:
--| This package defines the constants and global data types
--| used throughout the executive subsystem.
```

```
Pragma PAGE;

package IMS_Data_Types is

Maximum_Priority : constant HATURAL := 15;

Maximum_Priority : constant HATURAL := 34 560 000;

Maximum_Priority : constant HATURAL := 315;

Microseconds_Par_Tick : constant HATURAL := 511;

Microseconds_Par_Tick : constant HATURAL := 2 560;

subtype Tick Range is HATURAL range 0., Maximum_Pariod_Value;
subtype Priority_Range is HATURAL range 0., Maximum_Pariod_Value;
subtype Priority_Range is HATURAL range 0., Maximum_Priority;

end IMS_Data_Types;
```

A.f. Clock Interrupt Service Routine

```
with VAXELE_SERVICES;
with COMDITION MANDLING;
with IMS_Data_Types;
with SYSTEM; use SYSTEM;
  procedure Timer_Interrupt_Routine
    (Device Registers : in ADDRESS;
     Comm Region : in out INS Data Types.Executive Communication Region;
ISR_Context : in VAXELW SERVICES.ISR_CONTEXT_TYPE ) is
    Return_Code : CONDITION_HANDLING.COMD_VALUE_TYPE;
    Temp_Int : INTEGER := 0;
  begin
    for Index2 in 1..110
      Temp_Int := Temp_Int + Index2;
    end loop;
    Comm_Region.Current_Tick_Number := Comm_Region.Current_Tick_Number + 1;
    if Comm_Region.Current_Tick_Number >= Comm_Region.Next_Schedule_Time then
      VAXELN_SERVICES. SIGNAL_DEVICE (Status
                                                    ⇒ Return_Code,
                                      Device Number => 0,
                                      ISR Context => ISR Context );
    end if:
  end Timer_Interrupt_Routine;
  pragma SUPPRESS ALL;
  pragma EXPORT_PROCEDURE (Timer_Interrupt_Routine);
```

A.g. Runtime BIT Package Specification

```
--| MODULE MAME: Suntime_RIT
--| MODULE TYPE: Package Specification
--|
--| MODULE PURPOSE:
--| This package implements the Suntime Built-In Tests
--| for the AEST IMS simulator program.
```

```
-- | MODULE DESCRIPTION:
-- | This peckage implements the Runtime Built-In Tests
-- | for the AEST INS simulator progress.
-- |
-- | SEVISION MISTORY: -- see end of listing
-- | SEVISION MISTORY: -- see end of listing
-- | SEVISION MISTORY: -- see end of listing
-- | SEVISION MISTORY: -- see end of listing
-- | SEVISION MISTORY: -- see end of listing
-- | SEVISION MISTORY
-- | SEVISION MISTORY
-- | SEVISION MISTORY
-- | SEVISION MISTORY
```

A.h. Runtime BIT Package Body

```
-- MODULE MANG: Runtime_BIT
-- MODULE TYPE: Package Body
--! MODULE PURPOSE:
      This package implements the Runtime Built-In Tests
      for the ABST IMS simulator program.
      This package implements the Runtime Built-In Tests
       for the AEST IMS simulator program.
-- | REVISION HISTORY: -- see and of listing
pragma PAGE;
with Load_Control;
package body Runtime_BIT is
 task body Runtime_BIT_Processor is
 begin
   loop
                       -- called every 1000 msec by the dispatcher
     accept Activate:
     Load_Control.Busy_Wait (50);
   end loop;
 and Runtime_BIT_Processor;
 procedure Runtime_Tests is
   mull; -- implements the tests
  end Runtime_Tests;
end Runtime_BIT;
           ------ REVISION MISTORY ------
--1
```

A.i. Motion Simulator Package Specification

```
-- MODOLE HAME:
                Motion_Simulator
-- | MODULE TYPE: Package Specification
-- I MODULE PURPOSE:
       This package implements the various motion simulation
       calculations that are the core of the AEST INS
      simulator program.
     This package implements the various motion simulation
       calculations that are the core of the AEST IWS
      simulator program.
-- | REVISION HISTORY: -- see end of listing
pragma PAGE;
package Motion_Simulator is
 procedure Update Attitude and Heading; -- called by the clock ISR every 2.56 ms
 task Ship_Velocity_Opdater is
   entry Activate; -- called by the dispatcher every 40.96 msec
   pragma PRIORITY(8);
 end Ship_Velocity_Updater;
 task Ship_Position_Updater is
   entry Activate; -- called by the dispatcher every 1300.0 msec
   pragma PRIORITY(1);
  end Ship_Position_Updater;
end Motion_Simulator;
```

A.j. Motion Simulator Package Body

```
with Load_Control;
with Task Manager;
package body Motion Simulator is
  procedure Update_Attitude_and_Heading is
  begin
   mull:
  end Update_Attitude_and_Heading;
 task body Ship_Velocity_Updater is
 begin
    loop
     Load Control.Busy Wait (40); -- 4 milliseconds
    end loop;
  end Ship_Velocity_Updater;
  task body Ship_Position_Updater is
  begin
   loop
     accept Activate;
   * Load_Control.Rusy_Wait(250); -- 25 milliseconds
    end loop;
  end Ship_Position_Updater;
end Motion_Simulator;
                 ---- REVISION HISTORY ---
```

A.k. Comms Handler Package Specification

```
procedure Time_Out;

task Attitude_Periodic_Message_Sender is entry Activate;
pragma PRIORITY(7);
end Attitude_Periodic_Message_Sender;

task Mavigation_Periodic_Message_Sender is entry Activate;
pragma PRIORITY(4);
end Mavigation_Periodic_Message_Sender;

and Comms_Handler;
```

A.I. Comms Handler Package Body

```
with Load_Control;
with Task_Manager; use Task_Manager;

peckage body Comms_Handler is

procedure Time_Out is
begin
   null;
end Time_Out;

task body Attitude_Periodic_Massage_Sender is
begin
   loop
        accept Activate;
        Load_Control.Busy_Wait(100); -- 10 milliseconds
end loop;
end Attitude_Periodic_Massage_Sender;
```

```
task body Havigation_Periodic_Message_Sender is
begin
loop
accept Activate;
Load_Control.Busy_Wait(200); -- 20 milliseconds
end loop;
and Havigation_Periodic_Message_Sender;
and Comms Handler;
```

A.m. Screen Area Handler Package Specification

```
package Screen_Area_Handler is

task Periodic_Status_Display_Processor is
entry Activate; -- called every 1000 msec by the dispatcher
pragma PRIORITY(3);
end Periodic_Status_Display_Processor;
end Screen_Area_Handler;
```

A.n. Screen Area Handler Package Specification

```
with Load_Control;
package body Screen_Area_Handler is

task body Periodic_Status_Display_Processor is
begin
loop
sccept Activate; -- called every 1000 msec by the dispatcher
Load_Control.Busy_Wait(1_000); -- 100 milliseconds
and loop;
end Periodic_Status_Display_Processor;

end Screen_Area_Handler;
```

A.o. Activation Queue Manager Package Specification

```
-- | MODULE MANE: Activation_Queue_Manager (ACM)
-- | MODULE TYPE: Package Spacification
-- [ MODULE PURPOSE:
      Implement task activation queue manager.
-- | MODULE DESCRIPTION:
     This package provides the necessary data types,
      procedures, and exceptions for implementing a time
       ordered activation queue. The package only supports
--i
       one such queue whose implementation details are hidden
       within the peckage body.
-- | REVISION MISTORY: -- see end of listing
progme PAGE;
with Task_Manager:
with IMS_Date_Types;
package Activation_Queue_Manager is
```

40

```
subtype Activation Feriod Sange is INS Data Types. Period Range;
 subtype Task_ID_Type is Task_Manager.Task_ID_Type;
 type Activation_Mode_Type is (Single_Shot, Periodic, Time_Out, No_Op);
 type Task_Activation_Record is record
   Task ID
                        : Task_ID_Type;
   Activation_Period
                          : Activation Pariod Hange;
   Activation_Time
                         : Activation Time Range;
   Activation Priority : Priority Range;
Execution Priority : Priority Range;
                        : Activation_Mode_Type;
   Activation_Node
 procedure Insert_Activation_Record (Record_ID : in Task_Activation_Record;
                           Next_Schedule_Time : out Activation_Time_Range);
 procedure Get_Activation_Record
                                  (Record ID : out Task Activation Record;
                           Mext_Schedule_Time : out Activation_Time_Range);
 procedure Delete_Activation_Record (Task_ID : in Task_ID_Type);
end Activation Queue Manager;
               ----- REVISION HISTORY -----
```

A.p. Activation Queue Manager Package Body

```
-- MODULE MAME:
                   Activation_Queue_Manager
-- MODULE TYPE: Package Body
--! MODULE PURPOSE:
       Implement task activation queue manager.
-- | MODULE DESCRIPTION:
       This package supports the implementation of a time
        ordered task activation queue and its associated
       interfaces exported in the package specification.
       The activation queue is maintained as a static array of
       activation records (ARs) as defined in the package specification.
       The ARs are never moved from their initial position in the array and
       one special array element is reserved for the AR of the
       Communications Controller task, which is called when a time-out has
       expired. The AGM maintains information regarding the next task to be
        scheduled and when to schedule it by performing a linear search of
       the array upon each insert and fetch operation. When an AR is
       returned (i.e., taken off the queue) to the Dispatcher, its activation
       mode value is checked by the AGM; if it represents a periodic task, a
        new activation time is computed, and the AR gets re-inserted into the
-- | REVISION HISTORY: -- see end of listing
pragma PAGE;
with Task_Manager; use Task_Manager;
package body Activation_Queue_Manager is
  Mext_Activation_Time : Activation_Time_Range := Activation_Time_Range'LAST;
  West_Task_To_Schodule : Tesk ID Type;
  Activation Records : array(Task_ID_Type) of Task_Activation_Record;
```

```
-- Insert the specified ARs information into the AR Table
  procedure Insert_Activation_Record (Record_ID : in Task_Activation_Record;
                              Next Schedule Time : out Activation Time Range) is
    Activation_Records (Record_ID.Tesk_ID) := Record_ID;
      if Record_ID.Activation_Time < Next_Activation_Time and then
         Record ID.Activation Mode /= No Op then
Next_Activation_Time := Record_ID.Activation_Time;
           Mext Task To Schedule := Record ID. Task ID;
      end lf;
      Next_Schedule_Time := Next_Activation_Time;
  end Insert Activation Record;
  -- Get maxt AR from the Activation Queue. Re-schedule any tasks with
  -- same activation time as the one taken off the queue.
  Next_Schedule_Time : out Activation_Time_Range) is
    Record_ID := Activation_Records(Next_Task_To_Schedule);
    -- If current task is periodic, then recompute next activation for
     -- task and them re-insert it into the activation queue.
    if Activation Records (Next Task To Schedule) .Activation Mode = Periodic then Activation_Records (Next_Task To_Schedule) .Activation_Time :=
       Activation Records (Mext Task To Schedule) .Activation Time +
Activation Time Range (Activation Records (Mext Task To Schedule) .Activation Period);
    end if:
    -- Find next task to be scheduled.
    Ment_Activation_Time := Activation_Records(Task_ID_Type'FIRST).Activation_Time;
    West_Task_To_Schedule := Task_ID_Type'FIRST;
    for Index in Task ID Type'SUCC (Task ID Type'FIRST) ... Task ID Type'LAST
      if Activation Records (Index) . Activation Time < Next Activation Time and then
         Activation_Records (Index) .Activation_Mode /= No_Op then
        Mext_Activation_Time := Activation_Records(Index).Activation_Time;
        West Task To Schedule := Index;
      end if:
    end loop:
    Mext_Schedule_Time := Mext_Activation_Time;
  and Get_Activation_Record;
  -- Mark AR associated with Task ID as not available for scheduling.
  -- Its slot will most likely be used at a later date (e.g., timeouts).
 procedure Delete_Activation_Record (Task_ID : in Task ID Type) is
 begin
    Activation Records (Task ID) . Activation Node := No Op;
  end Delete Activation Record;
end Activation_Queue_Manager;
              ----- REVISION HISTORY -----
--1
```

42

A.q. Task Manager Package Specification

```
-- MODULE HAME:
                    Task Manager
-- MODULE TYPE:
                   Package Specification
        This peckage provides an interface to initialize the task activation
        queue and start the dispatcher of the AEST INS simulator program.
-- | MODULE DESCRIPTION:
        This package provides the necessary procedures
        to initialise the task activation queue, start the task dispatcher,
        enable/disable periodic tasks, and support time-outs for base
        level tesks.
-- | REVISION MISTORY: -- see end of listing
pregma PAGE;
with IMS_Data_Types;
package Task Manager is
  -- Imported data types
    subtype Activation_Time_Range is INS_Data_Types.Tick_Range;
    subtype Activation Period Range is INS Data Types.Period Range;
  type Task_ID_Type is
    ( Ship Velocity Updater,
        Attitude Periodic Message Sender,
        Mavigation Pariodic Message Sender,
        Periodic_Status_Display_Processor,
        Runtime BIT Processor,
        Ship Position Updater,
        Comme_Controller
  subtype Periodic_Task_ID_Type is Task_ID_Type range
    Ship Velocity Updater. Ship Position Updater;
  subtype Timeout_Task_ID_Type is Task_ID_Type range
    Comms_Controller..Comms_Controller;
  procedure Initialize_Activation_Queue;
  procedure Activate Dispatcher;
  function Task_Is_Enabled (Task_ID : in Periodic_Task_ID_Type) return BOOLEAN;
  procedure Enable_Task (Task_ID : in Periodic_Task_ID_Type);
  procedure Disable_Task (Task_ID : in Periodic_Task_ID_Type);
  procedure Request_Time_Out (Task_ID : in Timeout_Task_ID_Type;
                          Time_Period : in Activation_Period_Range);
  procedure Cancel_Time_Out (Task_ID : Timeout_Task_ID_Type);
  Dispetcher_Activation_Error : EXCEPTION;
end Task Manager;
                  ----- REVISION RISTORY ----
--1
```

A.r. Task Manager Package Body

```
-- | MODULE HAME:
                    Task Manager
-- | MODULE TYPE: Package Body
-- | MODULE PURPOSE:
        Implement a periodic task dispatcher.
-- | MODULE DESCRIPTION:
       This peckage body implements a task dispatcher
       that gets and re-inserts task activation records
       from and onto the activation queue. The dispatcher
       waits for signals from a real-time clock that is
        generating interrupts every 2.56 milliseconds.
-- | REVISION RISTORY: -- see end of listing
pragma PAGE:
with Runtime BIT:
with Comms_Handler;
with Motion Simulator:
with KWV11_Clock_Manager;
with Screen Area Handler;
with Activation Queue Manager;
with SYSTEM; use SYSTEM;
package body Task Manager is
  package RTB renames Runtime BIT;
  package COM renames Coums Handler;
  package MOS renames Motion Simulator;
  package SAH renames Screen Area Handler;
  package AGM renames Activation_Queue_Manager;
  -- Imported Data Types
                           is EMV11_Clock_Manager.Clock_ID;
is EMV11_Clock_Manager.DEVICE_TYPE;
    subtype Clock_ID
    subtype DEVICE TYPE
    subtype ENV_COUNTER_TYPE is ENV11_Clock_Manager.ENV_COUNTER_TYPE;
  type Task_State_Type is (Disabled, Enabled);
  Periodic_Task_State : array (Periodic_Task_ID_Type) of Task_State_Type :=
   ( Ship Velocity Updater => Enabled,
Attitude Pariodic Massage Sender => Disabled,
        Mavigation_Periodic_Message_Sender -> Disabled,
        Attitude Periodic Message Sender
                                            ⇒ Enabled.
        Mavigation Pariodic Message Sender -> Enabled,
        Periodic_Status_Display_Processor -> Enabled,
        Runtime_BIT Processor
                                             => Enabled
        Ship Position Updater
                                             => Enabled ):
                        : UMSIGNED_LONGWORD;
: ADDRESS;
  Clock IPL
  Com_Region_Address
  Schedule_At_Tick_Number : Activation_Time_Range :=
                              Activation_Time_Range' LAST;
  -- Local Subprograms and tasks
    procedure Update_Next_Schedule_Time is separate;
    function Current_Tick_Number return Activation_Time_Range is separate;
```

```
procedure Activate_Task (Task_ID : in Task_ID_Type;
                   Missed Deedline : out BOOLEAN);
 procedure Time_Out_Task (Task_ID : in Timeout_Task_ID_Type);
 task Dispatcher is
    entry Activate (Clock Identifier : in Clock ID;
Clock Device ID : in DEVICE TYPE);
   progme PRICELTY(9);
 end Dispetcher:
 task body Dispetcher is separate;
-- Exported Subprograms
 procedure Initialize_Activation_Queue is separate;
 procedure Activate_Dispatcher is separate;
-- Is the specified task enabled?
 function Task_Is_Enabled (Task_ID : in Periodic_Task_ID_Type)
   return BOOLEAN is
 begin
    return Periodic_Task_State(Task_ID) = Enabled;
 end Task_Is_Enabled;
-- Enable the specified task.
  procedure Enable_Task (Task_ID : in Periodic_Task_ID_Type) is
  begin
   Periodic_Task_State(Task_ID) := Enabled;
  end Enable_Task;
-- Disable the specified task.
 procedure Disable_Task (Task_ID : in Periodic_Task_ID_Type) is
  begin
   Periodic_Task_State(Task_ID) := Disabled;
  end Disable_Task;
-- Activate the specified task.
procedure Activate_Task (Task_ID : in Task_ID_Type;
                 Missed_Deadline : out BOOLEAN) is
  begin
    Missed Deadline := FALSE;
    if Task_Is_Enabled (Task_ID) then
      case Task ID is
        when Ship_Velocity_Opdater =>
          select
            MOS. Ship_Velocity_Opdater.Activate;
          alse
            Missed_Deadline := TRUE;
          end select;
        when Attitude_Periodic_Nessage_Sender =>
            COM. Attitude_Periodic_Nessage_Sender. Activate;
          olse
            Missed_Deadline := TRUE;
          end select;
        when Mavigation_Periodic_Message_Sender =>
```

```
COM. Mavigation_Periodic_Message_Sender.Activate;
           alse
             Missed_Deadline := TRUE;
            and select:
          when Periodic_Status_Display_Processor =>
           select
              EAM.Periodic_Status_Display_Processor.Activate;
           else
             Missed Deadline := TRUE;
           end select;
          when Runtime_BIT_Processor=>
           select
             RTB.Runtime_BIT_Processor.Activate;
           -1--
             Missed_Deadline := TRUE;
           end select;
          when Ship_Position_Updater =>
              NOS.Ship_Position_Updater.Activate;
             Missed Deadline :- TRUE;
           end select;
          when others ->
           mull:
       end case:
     el se
       null:
     end if:
   end Activate_Task;
 -- Time Out the specified task.
   procedure Time_Out_Task (Task_ID : in Timeout_Task_ID_Type) is
   begin
    COM. Time Out;
   end Time_Out_Task;
 procedure Request_Time_Out (Task_ID : in Timeout_Task_ID_Type;
                          Time Period ; in Activation Period Range) is
   Hext_Time : Activation_Time_Range := MATURAL'FIRST;
   AQM.Insert_Activation_Record(
        (Task ID, Activation Time Range (Time Period),
Activation Time Range (Time Period) + Current Tick Number,
         10, 10, ACM. Time_Out), Schedule_At_Tick_Number);
 end Request_Time_Out;
 procedure Cancel_Time_Out (Task_ID : Timeout_Task_ID_Type) is
 begin
   AQM. Delete_Activation_Record (Task_ID);
  end Cancel_Time_Out;
end Task Manager;
                   ----- REVISION HISTORY ------
```

Load Control Package Specification

with ENV11_Clock_Manager;

```
package Load_Control is
      subtype Clock_ID is ENV11_Clock_Manager.Clock_ID;
      procedure Initialise (Clock Identifier : in Clock_ID);
      procedure Read Load Factor;
      procedure Busy_Wait (Time_Period : in POSITIVE);
    end Losd_Control;
Load Control Package Body
    with Text_IO;
    package body Load_Control is
      type Load_Factor_Percentage is delta 0.05 range 0.0.,10.0;
      My_Clock_ID : Clock_ID;
      Load Factor : Load Factor Percentage := 1.0;
      Calibration : constant Load_Factor_Percentage := 0.75;
      Factor
                  : Load_Factor_Percentage;
                  : BOOLEAN:
      package Load_Factor_IO is new Text_IO.Fixed_IO(Load_Factor_Percentage);
      procedure Initialize (Clock_Identifier : in Clock_ID) is
        My_Clock_ID := Clock_Identifier:
      end Initialize;
      -- Open external Factor file on host; read current value; close file
      procedure Read_Load_Factor is
        Factor File Name : constant STRING := "25::ps:[borger]load_factor.inp";
Factor_File : Text_IO.FILE_TYPE;
      use Text_IO;
      aiped
        Open (Factor_File, In_File, Factor_File_Hame);
        Load_Factor_IO.Get (Factor_File, Load Factor);
        Factor := Load Factor Percentage (Calibration * Load Factor);
        Close (Factor_File);
      end Read Load Factor;
      procedure Busy_Wait (Time Period : in POSITIVE) is
      begin
        for Index in 1.. INTEGER (Time_Period * Factor)
        loop
            Temp := KNV11_Clock_Manager.Interrupt_Flag_On(My_Clock_ID);
        end loop;
      end Busy Weit;
    end Load Control;
Activate Dispatcher procedure
    with TEXT_IO;
    with Load Control;
    with Timer_Interrupt_Routine;
    separate (Task_Manager)
      procedure Activate_Dispatcher is
        My Clock Name : constant STRING := "KNV11";
        My_Clock_ID
                        : Clock ID;
        My Clock Device : DEVICE TYPE;
CSR Address : ADDRESS;
                       : ADDRESS:
        Period
                        : RMV_COUNTER_TYPE := RMV_COUNTER_TYPE (2_560);
```

```
use TRXT_IO, IMS_Deta_Types, EMV11_Clock_Manager;
begin
  -- Initialise the clock to operate in mode one at a liffs rate.
-- The Interrupt Service Routine is "Timer_Interrupt_Routine".
    Initialize (Clock Hame ⇒ My_Clock Ham
Clock Identifier ⇒ My_Clock_ID,
                                  ⇒ My_Clock_Name,
                Mode
                                 → Mode One
                Rate
                                  ⇒ Rate_MGHL,
                Vector_Number
                                 → 1,
                Service Routine -> Timer_Interrupt_Routine'ADDRESS,
                                 ⇔ CSR_Address,
         Clock_Priority
                                 ⇒ Clock_IPL,
      Communication Region Size -> Executive Communication Region'SIZE,
   Communication Region_Address => Comm_Region_Address,
                                ⇒ My_Clock_Device );
               Device Object
  -- Update next schedule time in communication region.
  -- Start current tick number at 0 in communication region.
  declare
    Comm_Region : IMS_Data_Types.Executive_Communication_Region;
      for Comm_Region use at Comm_Region_Address;
  begin
    Comm_Region.Current_Tick_Number := 0;
    Comm_Region.Next_Schedule_Time := Schedule_At_Tick_Number;
  -- Properly initialise load control
    Load_Control.Initialise(My_Clock_ID);
    Load_Control.Read_Load_Factor;
  -- Enable clock overflow signals (interrupts)
    Rnable_Interrupts(My_Clock_ID);
   -- Set interrupt time period to be 2_560 ticks (2.56 milliseconds)
    Set_Interrupt_Period(My_Clock_ID, Period);
  -- Start Dispatcher task
    Dispatcher.Activate(My_Clock_ID, My_Clock_Device);
  -- Start generating periodic interrupts
   Generate_Interrupts(My_Clock_ID);
  exception
    when Initialization Error ⇒
      Put Line ("Error during clock initialization.");
      raise Dispetcher_Activation_Error;
    when Clock_Mot_Initialized =>
   Put_Line("Invalid clock identifier.");
      raise Dispetcher_Activation_Error;
      Put_Line ("Unexpected exception raised back to Dispatcher_Activate_Dispatcher.");
       raise Dispetcher_Activation_Error;
end Activate_Dispatcher;
```

Initialize Activation Queue procedure

```
separate (Tack_Manager)
      procedure Initialize_Activation_Queue is
         Mext_Time
                              : Activation_Time_Range := MATURAL'FIRST;
         Activation Records : constant array (Task ID Type)
                                  of AGM. Task Activation Record :-
        ( (Ship Velocity Updater, 16, 16, 8, 8, AgM.Periodic), (Attitude Periodic Massage Sender, 24, 24, 7, 7, AgM.Periodic),
          (Navigation Periodic Message Sender, 384, 384, 4, 4, AgM.Periodic),
(Periodic Status Display Processor, 390, 390, 3, 3, AgM.Periodic),
          (Emstime BlT Processor, 391, 391, 2, 2, AgM.Pariodic), (Ship Position Updater, 508, 508, 1, 1, AgM.Pariodic), (Comms_Controller, 0, 0, 10, 10, AgM.Ho_Op));
         for Index in Task_ID_Type
         loop
           AGM. Insert_Activation_Record (Activation_Records (Index),
                                       Schedule_At_Tick_Number);
         end loop;
      end Initialise_Activation_Queue;
Dispatcher task
    with KNV11_Clock Manager; use KNV11_Clock_Manager;
    with VAXELE SERVICES;
    with Text IO;
    separate (Task Manager)
    task body Dispatcher is
                             : Clock_ID:
      My_Clock_ID
      My_Clock_Device_ID : DEVICE_TYPE;
      Current AR
                              : Task_Activation_Record;
      Task Missed Deadline : BOOLEAN;
    begin
       -- Receive information needed for interfacing with the real-time clock
      accept Activate (Clock_ID : in Clock_ID;
                  Clock Device ID : in DEVICE TYPE) do
         My_Clock_ID := Clock_ID;
         My_Clock_Device_ID := Clock_Device_ID;
       and Activate:
       -- Loop and dispatch a new task for each clock interrupt
       loop
         -- Wait for a signal device (kernel service) call from the
         -- Timer Interrupt Routine and reset interrupt flag to allow
         -- more interrupts to be generated.
           VAXELM SERVICES.WAIT_AMY (Valuel => My_Clock_Device_ID);
           Reset Interrupt Flag (My Clock ID);
           Tick_Number := Tick_Number + 1;
           if Tick Number >= Schedule_At_Tick_Number then
            -- Get next activation record (whose task is to be scheduled) from
            -- Activation Queue and take the appropriate action.
             Get_Activation_Record(Current_AR, Schedule_At_Tick_Number);
              case Current_AR.Activation_Mode is
                when Periodic | Single Shot ⇒
                  Activate_Tesk (Current_AR.Tesk_ID, Task_Missed_Deadline);
                  if Task Missed Deadline then
                    Text_IO.Put (Task_ID_Type' INGGE (Current_AR.Tesk_ID) &
```

A.s. Main Program

```
with Task_Manager;

procedure IMS is
begin

Task_Manager.Initialize_Activation_Queue;

Task_Manager.Activate_Dispatcher;
end IMS;
```

UNLIMITED, UNCLASSIFIED SECURITY CLASSIFICATION OF THIS PAGE

REPORT DOCUMENTATION PAGE								
16. REPORT SECURITY CLASSIFICATION UNCLASSIFIED					16. RESTRICTIVE MARKINGS NONE			
26. SECURITY CLASSIFICATION AUTHORITY					3. DISTRIBUTION/AVAILABILITY OF REPORT APPROVED FOR PUBLIC RELEASE			
N/A 20. DECLASSIFICATION/DOWNGRADING SCHEDULE					DISTRIBUTION UNLIMITED			
N/A								
4. PERFORMING ORGANIZATION REPORT NUMBER(S)					5 MONITORING ORGANIZATION REPORT NUMBER(S)			
CMU/SEI-87-TR-32					ESD-TR-87-195			
60. NAME OF PERFORMING ORGANIZATION				66. OFFICE SYMBOL (If applicable)	7a. NAME OF MONITORING ORGANIZATION			
SOFTWARE ENGINEERING INSTITUTE SEI					SEI JOINT PROGRAM OFFICE			
6c. ADDRESS (City. State and ZIP Code) CARNEGIE MELLON UNIVERSITY					7b. ADDRESS (City, State and ZIP Code) ESD/XRS 1			
PITTSBURGH, PA 15213					HANSCOM AIR FORCE BASE, MA 01731			
86. NAME OF FUNDING/SPONSORING 86. OFFICE SYMBOL					9. PROCUREMENT INSTRUMENT IDENTIFICATION NUMBER			
ORGANIZATION (// applicable) SEI JOINT PROGRAM OFFICE SEI JPO					F1962885C0003			
Be. ADDRESS (City, State and ZIP Code)					10. SOURCE OF FUNDING NOS.			
CARNEGIE MELLON UNIVERSITY					PROGRAM	PROJECT	TASK	WORK UNIT
SOFTWARE ENGINEERING INSTITUTE				JPO	ELEMENT NO.	NO.	NO.	NO.
PITTSBURGH. PA 15213 11. TITLE (Include Security Classification)					1	N/A	N/A	N/A
11. IIILE (Include Security Classification) VAXELN EXPERIMENTATION: PROGRAMMING A REAL-					TIME PERIODIC	TASK DISPA	TCHER USING	
VANCIN ADA 1.1 12. PERSONAL AUTHORIS) MARK W. BORGER								
					14. DATE OF REPORT (Yr., Mo., Day) 15. PAGE COUNT			
FINAL FROM			то	DECEMBER 1987		62	62	
16. SUPPLEMENTARY NOTATION								
17. COSATI CODES 18. SUBJECT TERMS (ontinue on reverse if no	cessary and identi	(y by block number)	
FIELD	FIELD GROUP SUB. GR.							
19. ABSTRACT (Continue on reverse if necessary and identify by block number)								
Abstract. The purpose of this paper is to provide the reader with some technical information and observations, Ada source code, and measurement results based on experimentation with respect to developing a real-time periodic task dispatcher in Ada. The results presented here are specific to a μVAX-II/VAXELN 2.3 target system, the VAXELN 1.1 Ada compiler, and a KWV11-C programmable real-time clock. Specifically, these results provide answers to the question: How can one achieve the effect of scheduling a set of periodic. Ada tasks when the runtime frequency of some of the individual tasks is less than the clock cycle frequency supported by an Ada runtime implementation?								
20. DISTRIBUTION/AVAILABILITY OF ABSTRACT					21. ABSTRACT SECURITY CLASSIFICATION			
UNCLASSIFIED/UNLIMITED $oldsymbol{\Omega}$ same as RPT. \Box DTIC USERS $oldsymbol{\overline{\Omega}}$					UNCLASSIFIED, UNLIMITED			
22ª NAME OF RESPONSIBLE INDIVIDUAL KARL SHINGLER					220 TELEPHONE NE ilnclude Area Co (412) 268-7	de i	SEI JPO	30 L
					A		·	